XC5VLX50T-2FFG665I Xilinx Inc, XC5VLX50T-2FFG665I Datasheet - Page 359

IC FPGA VIRTEX-5 50K 665FCBGA

XC5VLX50T-2FFG665I

Manufacturer Part Number
XC5VLX50T-2FFG665I
Description
IC FPGA VIRTEX-5 50K 665FCBGA
Manufacturer
Xilinx Inc
Series
Virtex™-5 LXTr

Specifications of XC5VLX50T-2FFG665I

Number Of Logic Elements/cells
46080
Number Of Labs/clbs
3600
Total Ram Bits
2211840
Number Of I /o
360
Voltage - Supply
0.95 V ~ 1.05 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
665-BBGA, FCBGA
For Use With
HW-V5-ML561-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML550-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5-ML521-UNI-G - EVALUATION PLATFORM VIRTEX-5HW-V5GBE-DK-UNI-G - KIT DEV V5 LXT GIGABIT ETHERNET122-1508 - EVALUATION PLATFORM VIRTEX-5
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC5VLX50T-2FFG665I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC5VLX50T-2FFG665I
Manufacturer:
XILINX
0
Part Number:
XC5VLX50T-2FFG665I
Quantity:
2 392
Part Number:
XC5VLX50T-2FFG665I
0
Virtex-5 FPGA User Guide
UG190 (v5.3) May 17, 2010
DATA_WIDTH Attribute
INTERFACE_TYPE Attribute
The DATA_WIDTH attribute defines the parallel data output width of the serial-to-parallel
converter. The possible values for this attribute depend on the INTERFACE_TYPE and
DATA_RATE attributes. See
Table 8-3: Recommended Data Widths
When the DATA_WIDTH is set to widths larger than six, a pair of ISERDES_NODELAY
must be configured into a master-slave configuration. See
Width expansion is not allowed in memory mode.
The INTERFACE_TYPE attribute determines whether the ISERDES_NODELAY is
configured in memory or networking mode. The allowed values for this attribute are
MEMORY or NETWORKING. The default mode is MEMORY.
When INTERFACE_TYPE is set to NETWORKING, the Bitslip submodule is available and
the OCLK port is unused. BITSLIP_ENABLE must be set to TRUE, and the Bitslip port tied
Low to disable Bitslip operation when the Bitslip module is not used in networking mode.
When set to MEMORY, the Bitslip submodule is not available (BITSLIP_ENABLE must be
set to FALSE), and the OCLK port can be used.
Figure 8-5
mode.
INTERFACE_TYPE
NETWORKING
MEMORY
illustrates the ISERDES_NODELAY internal connections when in Memory
www.xilinx.com
Table 8-3
Input Serial-to-Parallel Logic Resources (ISERDES)
for recommended data widths.
DATA_RATE
DDR
DDR
SDR
SDR
ISERDES Width
Recommended Data Widths
2, 3, 4, 5, 6, 7, 8
4, 6, 8, 10
None
4
Expansion.
359

Related parts for XC5VLX50T-2FFG665I