IC FPGA VIRTEX-5 50K 665FCBGA

XC5VSX50T-2FF665C

Manufacturer Part NumberXC5VSX50T-2FF665C
DescriptionIC FPGA VIRTEX-5 50K 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 SXT
XC5VSX50T-2FF665C datasheets
Product Change Notification
 


Specifications of XC5VSX50T-2FF665C

Number Of Logic Elements/cells52224Number Of Labs/clbs4080
Total Ram Bits4866048Number Of I /o360
Voltage - Supply0.95 V ~ 1.05 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case665-BBGA, FCBGA
For Use WithHW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5Lead Free Status / RoHS StatusContains lead / RoHS non-compliant
Number Of Gates-  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 49/91

Download datasheet (3Mb)Embed
PrevNext
Table 69: DSP48E Switching Characteristics (Cont’d)
Symbol
TDSPCCK_CEMM/TDSPCKC_CEMM
TDSPCCK_CEPP/TDSPCKC_CEPP
Setup and Hold Times of the RST Pins
TDSPCCK_{RSTAA, RSTBB}/
TDSPCKC_{RSTAA, RSTBB}
TDSPCCK_RSTCC/ TDSPCKC_RSTCC
TDSPCCK_RSTMM/ TDSPCKC_RSTMM
TDSPCCK_RSTPP/TDSPCKC_RSTPP
Combinatorial Delays from Input Pins to Output Pins
TDSPDO_{AP, ACRYOUT, BP, BCRYOUT}_M
TDSPDO_{AP, ACRYOUT, BP, BCRYOUT}_NM
TDSPDO_{CP, CCRYOUT, CRYINP, CRYINCRYOUT}
Combinatorial Delays from Input Pins to Cascading Output Pins
TDSPDO_{AACOUT, BBCOUT}
TDSPDO_{APCOUT, ACRYCOUT, AMULTSIGNOUT,
BPCOUT, BCRYCOUT, BMULTSIGNOUT}_M
TDSPDO_{APCOUT, ACRYCOUT, AMULTSIGNOUT,
BPCOUT, BCRYCOUT, BMULTSIGNOUT}_NM
TDSPDO_{CPCOUT, CCRYCOUT, CMULTSIGNOUT,
CRYINPCOUT, CRYINCRYCOUT,
CRYINMULTSIGNOUT}
Combinatorial Delays from Cascading Input Pins to All Output Pins
TDSPDO_{ACINP, ACINCRYOUT, BCINP,
BCINCRYOUT}_M
TDSPDO_{ACINP, ACINCRYOUT, BCINP,
BCINCRYOUT}_NM
TDSPDO_{ACINACOUT, BCINBCOUT}
TDSPDO_{ACINPCOUT, ACINCRYCOUT,
ACINMULTSIGNOUT, BCINPCOUT, BCINCRYCOUT,
BCINMULTSIGNOUT}_M
TDSPDO_{ACINPCOUT, ACINCRYCOUT,
ACINMULTSIGNOUT, BCINPCOUT, BCINCRYCOUT,
BCINMULTSIGNOUT}_NM
TDSPDO_{PCINP, CRYCINP, MULTSIGNINP,
PCINCRYOUT, CRYCINCRYOUT,
MULTSIGNINCRYOUT}
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Description
CEM input to M register CLK
CEP input to P register CLK
{RSTA, RSTB} input to {A, B} register
CLK
RSTC input to C register CLK
RSTM input to M register CLK
RSTP input to P register CLK
{A, B} input to {P, CARRYOUT} output
using multiplier
{A, B} input to {P, CARRYOUT} output
not using multiplier
{C, CARRYIN} input to
{P, CARRYOUT} output
{A, B} input to
{ACOUT, BCOUT} output
{A, B} input to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT}
output using multiplier
{A, B} input to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT}
output not using multiplier
{C, CARRYIN} input to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT}
output
{ACIN, BCIN} input to {P, CARRYOUT}
output using multiplier
{ACIN, BCIN} input to {P, CARRYOUT}
output not using multiplier
{ACIN, BCIN} input to {ACOUT, BCOUT}
output
{ACIN, BCIN} input to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT}
output using multiplier
{ACIN, BCIN} input to {PCOUT,
CARRYCASCOUT, MULTSIGNOUT}
output not using multiplier
{PCIN, CARRYCASCIN, MULTSIGNIN}
input to {P, CARRYOUT} output
www.xilinx.com
Speed
Units
-3
-2
-1
0.25
0.29
0.36
ns
0.18
0.21
0.26
0.56
0.63
0.73
ns
0.01
0.01
0.01
0.24
0.28
0.33
ns
0.23
0.26
0.31
0.19
0.21
0.26
ns
0.17
0.21
0.28
0.25
0.29
0.36
ns
0.18
0.21
0.26
0.56
0.63
0.73
ns
0.01
0.01
0.01
2.78
3.22
3.84
ns
1.59
1.77
2.22
ns
1.50
1.67
2.08
ns
1.00
1.12
1.31
ns
2.78
3.22
3.84
ns
1.72
1.92
2.42
ns
1.63
1.82
2.28
ns
2.78
3.22
3.84
ns
1.59
1.77
2.22
ns
1.00
1.12
1.31
ns
2.78
3.22
3.84
ns
1.72
1.92
2.42
ns
1.30
1.45
1.82
ns
49