IC FPGA VIRTEX-5 50K 665FCBGA

XC5VSX50T-2FF665C

Manufacturer Part NumberXC5VSX50T-2FF665C
DescriptionIC FPGA VIRTEX-5 50K 665FCBGA
ManufacturerXilinx Inc
SeriesVirtex™-5 SXT
XC5VSX50T-2FF665C datasheets
Product Change Notification
 


Specifications of XC5VSX50T-2FF665C

Number Of Logic Elements/cells52224Number Of Labs/clbs4080
Total Ram Bits4866048Number Of I /o360
Voltage - Supply0.95 V ~ 1.05 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case665-BBGA, FCBGA
For Use WithHW-V5-ML506-UNI-G - EVALUATION PLATFORM VIRTEX-5Lead Free Status / RoHS StatusContains lead / RoHS non-compliant
Number Of Gates-  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 56/91

Download datasheet (3Mb)Embed
PrevNext
Table 75: PLL in PMCD Mode Switching Characteristics
Symbol
T
/T
REL Setup and Hold for all Outputs
PLLCCK_REL
PLLCKC_REL
T
Maximum Clock Propagation Delay
PLLCCKO
CLKIN_FREQ_MAX
Maximum Input Frequency
CLKIN_FREQ_MIN
Minimum Input Frequency
CLKIN_DUTY_CYCLE
Allowable Input Duty Cycle: 1—49 MHz
Allowable Input Duty Cycle: 50—199 MHz
Allowable Input Duty Cycle: 200—399 MHz
Allowable Input Duty Cycle: 400—499 MHz
Allowable Input Duty Cycle: >500 MHz
RES_REL_PULSE_MIN
Minimum Pulse Width for RST and REL
DS202 (v5.3) May 5, 2010
Product Specification
Virtex-5 FPGA Data Sheet: DC and Switching Characteristics
Description
0.00
0.60
4.6
710
www.xilinx.com
Speed Grade
Units
-3
-2
-1
0.00
0.00
ns
0.60
0.60
4.6
5.2
ns
710
645
MHz
1
1
1
MHz
25/75
%
30/70
%
35/65
%
40/60
%
45/55
%
5
5
5
ns
56