XC3030-100PC84C Xilinx Inc, XC3030-100PC84C Datasheet - Page 5

no-image

XC3030-100PC84C

Manufacturer Part Number
XC3030-100PC84C
Description
IC LOGIC CL ARRAY 3000GAT 84PLCC
Manufacturer
Xilinx Inc
Series
XC3000r
Datasheet

Specifications of XC3030-100PC84C

Number Of Labs/clbs
100
Total Ram Bits
22176
Number Of I /o
74
Number Of Gates
2000
Voltage - Supply
4.75 V ~ 5.25 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
84-LCC (J-Lead)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Logic Elements/cells
-
Other names
122-1013

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC3030-100PC84C
Manufacturer:
XILINX
Quantity:
1 831
Part Number:
XC3030-100PC84C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3030-100PC84C
Manufacturer:
NS
Quantity:
350
Part Number:
XC3030-100PC84C
Manufacturer:
XILINX
Quantity:
1 000
Part Number:
XC3030-100PC84C
Manufacturer:
XILINX
0
Part Number:
XC3030-100PC84C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC3030-100PC84C
Quantity:
242
CLB Switching Characteristic Guidelines (continued)
Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100%
functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing
patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more
precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.
*Timing is based on the XC3042, for other devices see XACT timing calculator.
Note: The CLB K to Q output delay (T
Combinatorial Delay
Sequential delay
Set-up time before clock K
Hold Time after clock K
Clock
Reset Direct (RD)
Global Reset (RESET Pad)*
Description
Logic Variables A, B, C, D, E, to outputs X or Y
Clock k to outputs X or Y
Clock k to outputs X or Y when Q is returned
Logic Variables
Data In
Enable Clock
Reset Direct inactive
Logic Variables
Data In
Enable Clock
Clock High time
Clock Low time
Max flip-flop toggle rate
RD width
delay from rd to outputs X or Y
RESET width (Low)
delay from RESET pad to outputs X or Y
through function generators F or G to drive X or Y
the Data In hold time requirement (T
A, B, C, D, E
DI
EC
RD
A, B, C, D, E
DI
EC
CKO
, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than
CKDI
, #5) of any CLB on the same die.
Speed Grade
2-157
11 T
12 T
13 T
Symbol
1 T
8 T
2 T
4 T
6 T
3 T
5 T
7 T
9 T
T
F
T
T
ILO
CKO
QLO
ICK
DICK
ECCK
CKI
CKDI
CKEC
CH
CL
CLK
RPW
RIO
MRW
MRQ
70
25.0
Min Max
8.0
5.0
7.0
1.0
0
4.0
0
5.0
5.0
8.0
-70
13.0
23.0
9.0
6.0
8.0
100
21.0
Min
7.0
4.0
5.0
1.0
0
2.0
0
4.0
4.0
7.0
-100
10.0
19.0
Max
7.0
5.0
7.0
125
Min
20.0
5.5
3.0
4.5
1.0
0
1.5
0
3.0
3.0
6.0
-125
17.0
Max Units
5.5
4.5
8.0
6.0
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for XC3030-100PC84C