IC LOGIC CL ARRAY 3000GAT 84PLCC

XC3030A-7PC84C

Manufacturer Part NumberXC3030A-7PC84C
DescriptionIC LOGIC CL ARRAY 3000GAT 84PLCC
ManufacturerXilinx Inc
SeriesXC3000A/L
XC3030A-7PC84C datasheet
 


Specifications of XC3030A-7PC84C

Number Of Labs/clbs100Total Ram Bits22176
Number Of I /o74Number Of Gates2000
Voltage - Supply4.75 V ~ 5.25 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case84-LCC (J-Lead)
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantNumber Of Logic Elements/cells-
Other names122-1018  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
Page 3/76

Download datasheet (814Kb)Embed
PrevNext
Product Obsolete or Under Obsolescence
R
XC3000 Series Field Programmable Gate Arrays
Improvements in the XC3000A and XC3000L
Families
n a li t y
F u n c t io
The XC3000A and XC3000L families offer the following
enhancements over the popular XC3000 family:
0 A
X C 3 1 0
The XC3000A and XC3000L families have additional inter-
0 L
X C 3 1 0
0
X C 3 1 0
connect resources to drive the I-inputs of TBUFs driving
horizontal Longlines. The CLB Clock Enable input can be
0 A
X C 3 0 0
driven from a second vertical Longline. These two additions
0 L
X C 3 0 0
result in more efficient and faster designs when horizontal
S p e e d
Longlines are used for data bussing.
During configuration, the XC3000A and XC3000L devices
check the bit-stream format for stop bits in the appropriate
positions. Any error terminates the configuration and pulls
INIT Low.
When the configuration process is finished and the device
starts up in user mode, the first activation of the outputs is
automatically slew-rate limited. This feature, called Soft
c i t y
C a p a
G a t e
Startup, avoids the potential ground bounce when all
out-puts are turned on simultaneously. After start-up, the
X7068
slew rate of the individual outputs is, as in the XC3000 fam-
ily, determined by the individual configuration option.
Figure 1: XC3000 FPGA Families
Improvements in the XC3100A and XC3100L
Families
7
Based on a more advanced CMOS process, the XC3100A
and XC3100L families are architecturally-identical, perfor-
mance-optimized relatives of the XC3000A and XC3000L
families. While all families are footprint compatible, the
XC3100A family extends achievable system performance
beyond 85 MHz.
November 9, 1998 (Version 3.1)
7-5