IC LOGIC CL ARRAY 3000GAT 84PLCC

XC3030A-7PC84C

Manufacturer Part NumberXC3030A-7PC84C
DescriptionIC LOGIC CL ARRAY 3000GAT 84PLCC
ManufacturerXilinx Inc
SeriesXC3000A/L
XC3030A-7PC84C datasheet
 


Specifications of XC3030A-7PC84C

Number Of Labs/clbs100Total Ram Bits22176
Number Of I /o74Number Of Gates2000
Voltage - Supply4.75 V ~ 5.25 VMounting TypeSurface Mount
Operating Temperature0°C ~ 85°CPackage / Case84-LCC (J-Lead)
Lead Free Status / RoHS StatusContains lead / RoHS non-compliantNumber Of Logic Elements/cells-
Other names122-1018  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
Page 46/76

Download datasheet (814Kb)Embed
PrevNext
Product Obsolete or Under Obsolescence
XC3000 Series Field Programmable Gate Arrays
XC3000L Absolute Maximum Ratings
Symbol
V
Supply voltage relative to GND
CC
V
Input voltage with respect to GND
IN
V
Voltage applied to 3-state output
TS
T
Storage temperature (ambient)
STG
T
Maximum soldering temperature (10 s @ 1/16 in.)
SOL
Junction temperature plastic
T
J
Junction temperature ceramic
Note:
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are
stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under
Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended
periods of time may affect device reliability.
XC3000L Global Buffer Switching Characteristics Guidelines
Description
Global and Alternate Clock Distribution
Either: Normal IOB input pad through clock buffer
to any CLB or IOB clock input
Or: Fast (CMOS only) input pad through clock
buffer to any CLB or IOB clock input
TBUF driving a Horizontal Longline (L.L.)
I to L.L. while T is Low (buffer active)
T to L.L. active and valid with single pull-up resistor
T to L.L. High with single pull-up resistor
BIDI
Bidirectional buffer delay
Notes: 1. Timing is based on the XC3042A, for other devices see timing calculator.
2. The use of two pull-up resistors per Longline, available on other XC3000 devices, is not a valid option for XC3000L devices.
7-48
Description
1
1
R
Units
–0.5 to +7.0
V
–0.5 to V
+0.5
V
CC
–0.5 to V
+0.5
V
CC
–65 to +150
C
+260
C
+125
C
+150
C
Speed Grade
-8
Symbol
Max
Units
T
9.0
ns
PID
T
7.0
ns
PIDC
T
5.0
ns
IO
T
12.0
ns
ON
T
24.0
ns
PUS
T
2.0
ns
BIDI
November 9, 1998 (Version 3.1)