XC4005E-3PC84I

Manufacturer Part NumberXC4005E-3PC84I
DescriptionIC FPGA I-TEMP 5V 3-SPD 84-PLCC
ManufacturerXilinx Inc
SeriesXC4000E/X
XC4005E-3PC84I datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of XC4005E-3PC84I

Number Of Logic Elements/cells466Number Of Labs/clbs196
Total Ram Bits6272Number Of I /o61
Number Of Gates5000Voltage - Supply4.5 V ~ 5.5 V
Mounting TypeSurface MountOperating Temperature-40°C ~ 100°C
Package / Case84-LCC (J-Lead)Lead Free Status / RoHS StatusContains lead / RoHS non-compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
Page 63/68

Download datasheet (983Kb)Embed
PrevNext
Product Obsolete or Under Obsolescence
R
XC4000E and XC4000X Series Field Programmable Gate Arrays
Write to LCA
WS/CS0
RS, CS1
1 T
CA
2 T
DC
D0-D7
CCLK
4
T
WTRB
RDY/BUSY
DOUT
Description
Effective Write time
(CS0, WS=Low; RS, CS1=High)
Write
DIN setup time
DIN hold time
RDY/BUSY delay after end of
Write or Read
RDY
RDY/BUSY active after beginning
of Read
RDY/BUSY Low output (Note 4)
Notes: 1. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.
2. The time from the end of WS to CCLK cycle for the new byte of data depends on the completion of previous byte
processing and the phase of the internal timing generator for CCLK.
3. CCLK and DOUT timing is tested in slave mode.
4. T
indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest
BUSY
T
occurs when a byte is loaded into an empty parallel-to-serial converter. The longest T
BUSY
is loaded into the input register before the second-level buffer has started shifting out data
This timing diagram shows very relaxed requirements. Data need not be held beyond the rising edge of
go active within 60 ns after the end of
may not be terminated until RDY/
BUSY
Figure 59: Asynchronous Peripheral Mode Programming Switching Characteristics
May 14, 1999 (Version 1.6)
3 T
CD
6 T
BUSY
Previous Byte D6
D7
Symbol
1
T
CA
2
T
DC
3
T
CD
4
T
WTRB
7
6
T
BUSY
. A new write may be asserted immediately after RDY/
WS
has been High for one CCLK period.
Read Status
RS, CS0
WS, CS1
4
7
READY
D7
BUSY
D0
D1
D2
Min
Max
Units
100
ns
60
ns
0
ns
60
ns
60
ns
2
9
CCLK
periods
occurs when a new word
BUSY
. RDY/
WS
BUSY
goes Low, but write
BUSY
X6097
6
will
6-67