IC MCU 8K USB LS MCU 24-SOIC

 

CY7C63613-SC

Manufacturer Part NumberCY7C63613-SC
DescriptionIC MCU 8K USB LS MCU 24-SOIC
ManufacturerCypress Semiconductor Corp
SeriesM8™
CY7C63613-SC datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of CY7C63613-SC

ApplicationsUSB MicrocontrollerCore ProcessorM8B
Program Memory TypeOTP (8 kB)Controller SeriesCY7C636xx
Ram Size256 x 8InterfacePS2, USB
Number Of I /o16Voltage - Supply4 V ~ 5.5 V
Operating Temperature0°C ~ 70°CMounting TypeSurface Mount
Package / Case24-SOIC (7.5mm Width)Lead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names428-1321  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
Page 16/30

Download datasheet (276Kb)Embed
PrevNext
provides “HIGH” source current when the GPIO port is configured for CMOS outputs and the output data bit is written as a “1”.
Q2 and Q3 are sized to sink and source, respectively, roughly the same amount of current to support traditional CMOS outputs
with symmetric drive.
P0[7]
P0[6]
P0[5]
P1[7]
P1[6]
P1[5]
P2[7]
P2[6]
P2[5]
P3[7]
P3[6]
P3[5]
0.2 mA to 1.0 mA typical
DAC[7]
DAC[6]
DAC[5]
Port 3 has eight GPIO pins. Port 3 (8 bits) can be configured as inputs with internal pull-ups, open drain outputs, or traditional
CMOS outputs. An open drain output is also a high-impedance input. Port 3 offers high current drive with a typical current sink
capability of 12 mA. The internal pull-up resistors are typically 7 k .
NOTE: Special care should be exercised with any unused GPIO data bits. An unused GPIO data bit, either a pin on the chip or
a port bit that is not bonded on a particular package, must not be left floating when the device enters the suspend state. If a GPIO
data bit is left floating, the leakage current caused by the floating bit may violate the suspend current limitation specified by the
USB Specification. If a ‘1’ is written to the unused data bit and the port is configured with open drain outputs, the unused data bit
will be in an indeterminate state. Therefore, if an unused port bit is programmed in open-drain mode, it must be written with a ‘0.’
Notice that the CY7C63612/13 will always require that data bits P1[7:4], P2[7:0], P3[3:0] and DAC[7:0] be written with a ‘0.’
During reset, all of the GPIO pins are set to output “1” (input) with the internal pull-up enabled. In this state, a “1” will a lways be
read on that GPIO pin unless an external current sink drives the output to a “0” state. Writing a “0” to a GPIO pin enables the
output current sink to ground (LOW) and disables the internal pull-up for that pin.
9.1
GPIO Interrupt Enable Ports
During a reset, GPIO interrupts are disabled by clearing all of the GPIO interrupt enable ports. Writing a “1” to a GPIO Interrupt
Enable bit enables GPIO interrupts from the corresponding input pin.
P0[7]
P0[6]
P0[5]
Figure 9-7. Port 0 Interrupt Enable 0x04h (write only)
P1[7]
P1[6]
P1[5]
Figure 9-8. Port 1 Interrupt Enable 0x05h (write only)
P2[7]
P2[6]
P2[5]
Figure 9-9. Port 2 Interrupt Enable 0x06h (write only)
P3[7]
P3[6]
P3[5]
Figure 9-10. Port 3 Interrupt Enable 0x07h (write only)
FOR
PRELIMINARY
P0[4]
P0[3]
Figure 9-2. Port 0 Data 0x00h (read/write)
P1[4]
P1[3]
Figure 9-3. Port 1 Data 0x01h (read/write)
P2[4]
P2[3]
Figure 9-4. Port 2 Data 0x02h (read/write)
P3[4]
P3[3]
Figure 9-5. Port 3 Data 0x03h (read/write)
Low current outputs
DAC[4]
DAC[3]
Figure 9-6. DAC Port Data 0x30h (read/write)
P0[4]
P0[3]
P1[4]
P1[3]
P2[4]
P2[3]
P3[4]
P3[3]
16
CY7C63612/13
P0[2]
P0[1]
P0[0]
P1[2]
P1[1]
P1[0]
P2[2]
P2[1]
P2[0]
P3[2]
P3[1]
P3[0]
High current outputs
3.2 mA to 16 mA typical
DAC[2]
DAC[1]
DAC[0]
P0[2]
P0[1]
P0[0]
P1[2]
P1[1]
P1[0]
P2[2]
P2[1]
P2[0]
P3[2]
P3[1]
P3[0]