Z85C3010PEG Zilog, Z85C3010PEG Datasheet - Page 41

• Manufacturer Part Number: Z85C3010PEG
• Description: IC 10MHZ Z8500 CMOS SCC 40-DIP
• Manufacturer: Zilog

Specifications of Z85C3010PEG

• Processor Type: Z80
• Features: Error Detection and Multiprotocol Support
• Speed: 10MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Maximum Operating Temperature: + 105 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: Through Hole
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 269-3933; Z85C3010PEG

PS011705-0608
INTACK
D7–D0
Z80C30 Timing
RD
Interrupt Acknowledge Cycle Timing
Figure 23
goes Low and the falling edge of RD, the internal and external IEI/IEO daisy chains settle.
If there is an interrupt pending in the SCC and IEI is High when RD falls, the Acknowl-
edge cycle is intended for the SCC. In this case, the SCC can be programmed to respond to
RD Low by placing its interrupt vector on D7-D0. It then sets the appropriate Interrupt-
Under-Service latch internally.
If the external daisy chain is not used, AC parameter #38 is required to settle the interrupt
priority daisy chain internal to the SCC. If the external daisy chain is used, you must
follow the equation in AC Characteristics, Read/Write Timing
for calculating the required daisy-chain settle time.
The SCC generates internal control signals from AS and DS that are related to PCLK.
Because PCLK has no phase relationship with AS and DS, the circuitry generating these
internal control signals must provide time for metastable conditions to disappear. This
gives rise to a recovery time related to PCLK. The recovery time applies only between bus
transactions involving the SCC. The recovery time required for proper operation is speci-
fied from the falling edge of DS in the first transaction involving the SCC to the falling
edge of DS in the second transaction involving the SCC. The timings for Z80C30 device is
described below:
•
•
•
Read Cycle Timing
Write Cycle Timing
Interrupt Acknowledge Cycle Timing
displays an Interrupt Acknowledge cycle timing. Between the time INTACK
Figure 23. Interrupt Acknowledge Cycle Timing
CMOS SCC Serial Communications Controller
Vector
Table 6
Product Specification
Functional Description
on page 47, Note 5
37