N80960SA10 Intel, N80960SA10 Datasheet

IC MPU I960SA 10MHZ 84-PLCC

N80960SA10

Manufacturer Part Number
N80960SA10
Description
IC MPU I960SA 10MHZ 84-PLCC
Manufacturer
Intel
Datasheet

Specifications of N80960SA10

Rohs Status
RoHS non-compliant
Processor Type
i960
Features
SA suffix, 32-Bit, 512 Byte Cache
Speed
10MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
84-PLCC
Other names
803819

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
N80960SA10
Manufacturer:
Intel
Quantity:
10 000
The 80960SA is a member of Intel’s i960
embedded applications. It includes a 512-byte instruction cache and a built-in interrupt controller. The 80960SA
has a large register set, multiple parallel execution units and a 16-bit burst bus. Using advanced RISC
technology, this high performance processor is capable of execution rates in excess of 7.5 million instructions
per second
non-impact printers, network adapters and I/O controllers.
* Relative to Digital Equipment Corporation’s VAX-11/780 at 1 MIPS (VAX-11™ is a trademark of Digital Equipment
Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent
licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.
© INTEL CORPORATION, 1993
Corporation)
High-Performance Embedded
Architecture
— 20 MIPS* Burst Execution at 20 MHz
— 7.5 MIPS Sustained Execution
512-Byte On-Chip Instruction Cache
— Direct Mapped
— Parallel Load/Decode for Uncached
Multiple Register Sets
— Sixteen Global 32-Bit Registers
— Sixteen Local 32-Bit Registers
— Four Local Register Sets Stored
— Register Scoreboarding
INSTRUCTION
FETCH UNIT
at 20 MHz
Instructions
On-Chip
*
. The 80960SA is well-suited for a wide range of cost sensitive embedded applications including
EMBEDDED 32-BIT MICROPROCESSOR
INSTRUCTION
32-BIT GLOBAL
Figure 1. The 80960SA Processor’s Highly Parallel Architecture
REGISTERS
512-BYTE
SIXTEEN
CACHE
WITH 16-BIT BURST DATA BUS
INSTRUCTION
64- BY 32-BIT
REGISTER
DECODER
LOCAL
CACHE
®
32-bit processor family, which is designed especially for low cost
80960SA
November 1993
INSTRUCTION
SEQUENCER
INSTRUCTION
EXECUTION
MICRO-
32-BIT
UNIT
Pin Compatible with 80960SB
Built-in Interrupt Controller
— 4 Direct Interrupt Pins
— 31 Priority Levels, 256 Vectors
Easy to Use, High Bandwidth 16-Bit Bus
— 32 Mbytes/s Burst
— Up to 16 Bytes Transferred per Burst
32-Bit Address Space, 4 Gigabytes
80-Lead Quad Flat Pack (EIAJ QFP)
— 84-Lead Plastic Leaded Chip Carrier
Software Compatible with
80960KA/KB/CA/CF Processors
(PLCC)
INSTRUCTION
MICRO-
ROM
CONTROL
32-BIT
LOGIC
BUS
Order Number: 272206-002
ADDRESS
32-BIT
16-BIT
BURST
BUS

Related parts for N80960SA10

Related keywords