MC68HC000EI20 Freescale Semiconductor, MC68HC000EI20 Datasheet - Page 96

• Manufacturer Part Number: MC68HC000EI20
• Description: IC MPU 16BIT 20MHZ 68-PLCC
• Manufacturer: Freescale Semiconductor

Specifications of MC68HC000EI20

• Processor Type: M680x0 32-Bit
• Speed: 20MHz
• Voltage: 3.3V, 5V
• Mounting Type: Surface Mount
• Package / Case: 68-PLCC
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -

6.2.5 Exception Processing Sequence
In the first step of exception processing, an internal copy is made of the status register.
After the copy is made, the S bit of the status register is set, putting the processor into the
supervisor mode. Also, the T bit is cleared, which allows the exception handler to execute
unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is
also updated appropriately.
In the second step, the vector number of the exception is determined. For interrupts, the
vector number is obtained by a processor bus cycle classified as an interrupt acknowledge
cycle. For all other exceptions, internal logic provides the vector number. This vector
number is then used to calculate the address of the exception vector.
The third step, except for the reset exception, is to save the current processor status. (The
reset exception does not save the context and skips this step.) The current program
counter value and the saved copy of the status register are stacked using the SSP. The
stacked program counter value usually points to the next unexecuted instruction.
However, for bus error and address error, the value stacked for the program counter is
unpredictable and may be incremented from the address of the instruction that caused the
error. Group 1 and 2 exceptions use a short format exception stack frame (format = 0000
on the MC68010). Additional information defining the current context is stacked for the bus
error and address error exceptions.
The last step is the same for all exceptions. The new program counter value is fetched
from the exception vector. The processor then resumes instruction execution. The
instruction at the address in the exception vector is fetched, and normal instruction
decoding and execution is started.
6.3 PROCESSING OF SPECIFIC EXCEPTIONS
The exceptions are classified according to their sources, and each type is processed
differently. The following paragraphs describe in detail the types of exceptions and the
processing of each type.
6.3.1 Reset
The reset exception corresponds to the highest exception level. The processing of the
reset exception is performed for system initiation and recovery from catastrophic failure.
Any processing in progress at the time of the reset is aborted and cannot be recovered.
The processor is forced into the supervisor state, and the trace state is forced off. The
MOTOROLA
M68000 8-/16-/32-BIT MICROPROCESSORS USER’S MANUAL
Freescale Semiconductor, Inc.
For More Information On This Product,
Format Code
Table 6-4. MC68010 Format Codes
All Others
0000
1000
Go to: www.freescale.com
Long Format (29 Words)
Short Format (4 Words)
Unassigned, Reserved
Stacked Information
6- 11