MC68HC000RC12 Freescale Semiconductor, MC68HC000RC12 Datasheet - Page 117

no-image

MC68HC000RC12

Manufacturer Part Number
MC68HC000RC12
Description
IC MPU 32BIT 12MHZ 68-PGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68HC000RC12

Processor Type
M680x0 32-Bit
Speed
12MHz
Voltage
3.3V, 5V
Mounting Type
Surface Mount
Package / Case
68-PGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
16/32Bit
Frequency (max)
12MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
68
Package Type
PGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC000RC12
Manufacturer:
MOT
Quantity:
129
Part Number:
MC68HC000RC12
Manufacturer:
CY
Quantity:
650
Part Number:
MC68HC000RC12
Manufacturer:
MOT
Quantity:
2
SECTION 8
16-BIT INSTRUCTION
EXECUTION TIMES
This section contains listings of the instruction execution times in terms of external clock
(CLK) periods for the MC68000, MC68HC000, MC68HC001, and the MC68EC000 in 16-
bit mode. In this data, it is assumed that both memory read and write cycles consist of four
clock periods. A longer memory cycle causes the generation of wait states that must be
added to the total instruction times.
The number of bus read and write cycles for each instruction is also included with the
timing data. This data is shown as
where:
For example, a timing number shown as 18(3/1) means that the total number of clock
periods is 18. Of the 18 clock periods, 12 are used for the three read cycles (four periods
per cycle). Four additional clock periods are used for the single write cycle, for a total of 16
clock periods. The bus is idle for two clock periods during which the processor completes
the internal operations required for the instruction.
8.1 OPERAND EFFECTIVE ADDRESS CALCULATION TIMES
Table 8-1 lists the numbers of clock periods required to compute the effective addresses
for instructions. The total includes fetching any extension words, computing the address,
and fetching the memory operand. The total number of clock periods, the number of read
cycles, and the number of write cycles (zero for all effective address calculations) are
shown in the previously described format.
MOTOROLA
n is the total number of clock periods
r is the number of read cycles
w is the number of write cycles
The total number of clock periods (n) includes instruction fetch
and all applicable operand fetches and stores.
MC68000 8-/16-/32-MICROPROCESSORS USER’S MANUAL
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
NOTE
n(r/w)
8- 1

Related parts for MC68HC000RC12