LE80538VE0041M Intel, LE80538VE0041M Datasheet
LE80538VE0041M
Specifications of LE80538VE0041M
Available stocks
Related parts for LE80538VE0041M
LE80538VE0041M Summary of contents
Page 1
... Intel Celeron Datasheet June 2004 M Processor Order Number: 300302-003 ...
Page 2
... Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800- 548-4725 visiting Intel's Web Site. ...
Page 3
... Processor Pin-Out and Pin List ............................................................................ 37 4.2 Alphabetical Signals Reference ........................................................................... 56 5 Thermal Specifications and Design Considerations .................................................. 63 5.1 Thermal Specifications......................................................................................... 65 5.1.1 Thermal Diode......................................................................................... 65 5.1.2 Intel Thermal Monitor .............................................................................. 66 6 Debug Tools Specifications .......................................................................................... 69 6.1 Logic Analyzer Interface (LAI)............................................................................. 69 6.1.1 Mechanical Considerations ..................................................................... 69 6.1.2 Electrical Considerations......................................................................... 69 ® ...
Page 4
... Micro-FCPGA Package Top and Bottom Isometric Views .........................................................29 5 Micro-FCPGA Package - Top and Side Views ...........................................................................30 6 Micro-FCPGA Package - Bottom View .......................................................................................31 7 Intel Celeron M Processor Die Offset .........................................................................................31 8 Micro-FCBGA Package Top and Bottom Isometric Views .........................................................33 9 Micro-FCBGA Package Top and Side Views .............................................................................34 10 Micro-FCBGA Package Bottom View ...
Page 5
... Voltage Tolerances for Intel Celeron M Processor with VID = 1.356 V (Deep Sleep State) ..................................................................................................................24 8 Voltage Tolerances for ULV Intel Celeron M Processor with VID = 1.004 V (Active State) ...........................................................................................................................25 9 Voltage Tolerances for ULV Intel Celeron M Processor with VID = 1.004 V (Deep Sleep State) ..................................................................................................................26 10 FSB Differential BCLK Specifications ......................................................................................26 11 AGTL+ Signal Group DC Specifications ..................................................................................27 12 CMOS Signal Group DC Specifications ...
Page 6
... Initial release • Added ULV 900 MHz and 1.40 GHz specs -002 300302 • Updated DINV[3:0]# and BPM3# pin direction -003 300302 • Added 1.50 GHz specifications 6 Description ® ® Intel Celeron M Processor Datasheet Date January 2004 April 2004 June 2004 ...
Page 7
... GHz (1.356 V) • 1.40 GHz (1.356 V) • 1.50 GHz (1.356 V) The ultra low voltage Intel Celeron M processor is available at the following frequency in the Micro-FCBGA packaging technology: • 800 MHz (1.004 V) • 900 MHz (1.004 V) The Micro-FCPGA package plugs into a 479-hole, surface-mount, zero insertion force (ZIF) socket, which is referred to as the mPGA479M socket ...
Page 8
... GB/second. The FSB uses Advanced Gunning Transceiver Logic (AGTL+) signal technology, a variant of GTL+ signalling technology with low power enhancements. Note: The term AGTL+ has been used for Assisted Gunning Transceiver Logic technology on other Intel products. 1.1 ...
Page 9
... Volume 2B: Instruction Set Reference 253667 Volume 3: System Programming Guide 253668 ITP700 Debug Port Design Guide NOTE: Contact your Intel representative for the latest revision and order number of this document. 1.3 State of Data The data contained within this document represents the most accurate information available by the publication date. However, all data in this document is preliminary and subject to change. ® ...
Page 10
... Introduction 10 ® ® Intel Celeron M Processor Datasheet ...
Page 11
... Low Power Features 2.1 Clock Control and Low Power States The Intel Celeron M processor supports the AutoHALT, Stop Grant, Sleep, and Deep Sleep states for optimal power management. See power states. Figure 1. Clock Control States STPCLK# asserted Normal STPCLK# de-asserted halt ...
Page 12
... The Sleep state can only be entered from Stop-Grant state. Once in the Stop-Grant state, the processor will enter the Sleep state upon 12 ) for minimum power drawn by the termination resistors in this CCP Section 2.1.5) will occur with the ® Intel Celeron ® M Processor Datasheet ...
Page 13
... Deep Sleep state. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior. When the processor is in Deep Sleep state, it will not respond to interrupts or snoop transactions. 2.2 FSB Low Power Enhancements The Intel Celeron M processor incorporates the following FSB low power enhancements: • Dynamic FSB power-down ® ® ...
Page 14
... Processor Power Status Indicator (PSI#) Signal The Intel Celeron M processor incorporates the PSI# signal that is asserted when the processor low power (Deep Sleep ) state. This signal is asserted upon Deep Sleep entry and deasserted upon exit. PSI# can be used to improve the light load efficiency of the voltage regulator, resulting in platform power savings and extended battery life ...
Page 15
... Analog signal simulation of the FSB, including trace lengths, is highly recommended when designing a system. 3.2 Power and Ground Pins For clean on-chip power distribution, the Intel Celeron M processor will have a large number of V (power) and V SS ...
Page 16
... FSB Clock (BCLK[1:0]) and Processor Clocking BCLK[1:0] directly controls the FSB interface speed as well as the core frequency of the processor previous generation processors, the Intel Celeron M processor core frequency is a multiple of the BCLK[1:0] frequency. In regards to processor clocking, the Intel Celeron M processor uses a differential clocking implementation ...
Page 17
... If the external thermal sensor detects a catastrophic processor temperature of 125 °C (maximum the THERMTRIP# signal is asserted, the VCC supply to the processor must be turned off within 500 ms to prevent permanent silicon damage due to thermal runaway of the processor. ® ® Intel Celeron M Processor Datasheet VID V CC ...
Page 18
... All RSVD (RESERVED) pins must remain unconnected. Connection of these pins any other signal (including each other) can result in component malfunction or incompatibility with future Intel Celeron M processors. See location of all RSVD pins. For reliable operation, always connect unused inputs or bidirectional signals to an appropriate signal level ...
Page 19
... BCLK[1:0]. However, all of the CMOS signals are required to be asserted for at least three BCLKs in order for the chipset to recognize them. See Section 3.10 for the DC specifications for the CMOS signal groups. ® ® Intel Celeron M Processor Datasheet Type Synchronous BPRI#, DEFER#, DPWR#, PREQ#, RESET#, RS[2:0]#, ...
Page 20
... Active Mode load line specifications apply in all states except in the Deep Sleep state. V the default voltage driven by the voltage regulator at power up in order to set the VID values. Unless specified otherwise, all specifications for the Intel Celeron M processor are at Tjunction = 100 ° C. Care should be taken to read all notes associated with each parameter. ...
Page 21
... Frequency/ Voltage: 1.20 GHz & 1.356 V 1.30 GHz & 1.356 V 1.40 GHz & 1.356 V 1.50 GHz & 1.356 ICC for ultra low voltage Intel Celeron M processor by Frequency/Voltage: 800 MHz & 1.004V 900 MHz & 1.004V I Auto-Halt & Stop-Grant at: CC 1.356 V (1.20 Ghz) 1 ...
Page 22
... Not 100% tested. CC Static and Ripple Tolerances CC VID = 1.356V (Active State STATIC Static Min Static Max Icc, A Typ Max Unit Notes 12.9 12.3 11 11.1 3.2 3 0.5 A/ 120 mA 2 Table 7, Table 8, and Table Ripple Min Ripple Max ® ® Intel Celeron M Processor Datasheet ...
Page 23
... Table 6. Voltage Tolerances for Intel Celeron M Processor with VID = 1.356 V (Active State) Mode V CC 10.1 10.9 11.7 12.4 13.2 14.0 14.8 15.6 16.3 17.1 17.9 18.7 19.4 20.2 21.0 ® ® Intel Celeron M Processor Datasheet VID = 1.356 V, Offset = 0% STATIC , Min 0 1.356 1 ...
Page 24
... Electrical Specifications Table 7. Voltage Tolerances for Intel Celeron M Processor with VID = 1.356 V (Deep Sleep State) Mode 0.0 0.8 1.6 2.5 3.3 4.1 4.9 5.7 6.6 7.4 8.2 9.0 9.8 10.7 11.5 12.3 Figure 3. Illustration of Deep Sleep V 1.380 1.360 1.340 1.340 1.320 1 ...
Page 25
... Table 8. Voltage Tolerances for ULV Intel Celeron M Processor with VID = 1.004 V (Active State) Mode V CC ® ® Intel Celeron M Processor Datasheet VID = 1.004 V, Offset = 0% STATIC , Min 0 1.004 0.989 1.019 0.3 1.003 0.988 1.018 0.5 1.002 0.987 1.017 0.8 1.002 0.986 1.017 1 ...
Page 26
... Electrical Specifications Table 9. Voltage Tolerances for ULV Intel Celeron M Processor with VID = 1.004 V (Deep Sleep State) Mode 0.0 0.2 0.4 0.6 0.9 1.1 1.3 1.5 1.7 1.9 2.1 2.3 2.6 2.8 3.0 3.2 Table 10. FSB Differential BCLK Specifications Symbol V Input Low Voltage ...
Page 27
... Unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. The VCCP referred to in these specifications refers to instantaneous VCCP. 3. Refer to the processor I/O Buffer Models for I/V characteristics Measured at 0.1 ® ® Intel Celeron M Processor Datasheet Parameter Min 0.997 1.05 ...
Page 28
... VCCP. Please refer to platform RDDP for OH details. 4. For Vin between 0 V and V 5. Cpad includes die capacitance only. No package parasitics are included. 28 VCCP. Min Typ VCCP 0 16 1.7 2 Max Unit Notes ± 200 µ ® ® Intel Celeron M Processor Datasheet ...
Page 29
... Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 14. Different views of the Micro-FCBGA package are shown in 10. Package dimensions are shown in Figure 7. PACKAGE KEEPOUT DIE BOTTOM VIEW Figure 4 through Figure 6. Package Table 15. The Intel Celeron M CAPACITOR AREA Table 14 for details. 29 ...
Page 30
... NOTE: All dimensions in millimeters. Values shown for reference only. Refer ( ® Intel Celeron 0.286 0.286 0.286 Ø 0. Ø 0. 478 places 478 places 2.03 ± 0.08 2.03 ± 0. Table 14 for details. ® M Processor Datasheet ...
Page 31
... Figure 6. Micro-FCPGA Package - Bottom View 25X 1.27 (e) NOTE: All dimensions in millimeters. Values shown for reference only. Refer to Figure 7. Intel Celeron M Processor Die Offset D 1 ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information 14 (K3 1. Table 14 for details. ...
Page 32
... OEM motherboard design or OEM SMT process. 32 Min Max Unit 1.88 2.02 mm 4.74 5.16 mm 1.95 2. 1.25 mm 0.28 0.36 mm 34.9 35.1 mm 34.9 35.1 mm 10.56 mm 7.84 mm 17.5 mm 1.133 mm 1. <=0.254 mm 478 each - 689 kPa 4.5 g 0.286 mm ® ® Intel Celeron M Processor Datasheet ...
Page 33
... Figure 8. Micro-FCBGA Package Top and Bottom Isometric Views LABEL TOP VIEW ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information PACKAGE KEEPOUT CAPACITOR AREA DIE BOTTOM VIEW 33 ...
Page 34
... Figure 9. Micro-FCBGA Package Top and Side Views 7 (K1) 8 places 5 (K) 4 places D1 NOTE: All dimensions in millimeters. Values shown for reference only. Refer to 34 SUBSTRATE KEEPOUT ZONE DO NOT CONTACT PACKAGE INSIDE THIS LINE 35 ( (E) PIN A1 CORNER ® Intel Celeron 0. Ø 0.78 (b) 479 places K2 Table 15 for details. ® M Processor Datasheet ...
Page 35
... Figure 10. Micro-FCBGA Package Bottom View 25X 1.27 (e) NOTE: All dimensions in millimeters. Values shown for reference only. Refer to ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information 25X 1.27 (e) 1.625 (S) 4 places 1.625 (S) 4 places Table 15 for details 35 ...
Page 36
... NOTE: Overall height as delivered. Values are based on design specifications and tolerances. This dimension is subject to change based on OEM motherboard design or OEM SMT process. 36 Min Max Unit 2.60 2.85 mm 0.82 mm 0.78 mm 34.9 35.1 mm 34.9 35.1 mm 10.56 mm 7.84 mm 17.5 mm 1.133 mm 1. 0.7 mm 1.625 mm 479 each 0 689 kPa 4.5 g ® ® Intel Celeron M Processor Datasheet ...
Page 37
... Processor Pin-Out and Pin List Figure 11 on the next page shows the top view pinout of the Intel Celeron M processor. The pin list is arranged in two different formats, shown in ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 23 ...
Page 38
... D[51]# VSS D[52]# D[49]# VSS D[53]# VCCA[3] DINV VCC VSS D[60]# VSS D[54]# D[57]# VSS GTLREF [3]# DSTBN DSTBP VSS VCC VSS D[59]# D[55]# VSS VSS [3]# [3]# VCC VSS D[58]# VSS D[62]# D[56]# VSS D[61]# D[63 ® ® Intel Celeron M Processor Datasheet ...
Page 39
... Source Synch A[30]# AE1 Source Synch A[31]# AF1 Source Synch A20M# C2 CMOS ADS# N2 Common Clock ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 23. Pin Listing by Pin Name Pin Pin Name Number Direction ADSTB[0]# U3 ADSTB[1]# AE5 Input/Output BCLK[0] ...
Page 40
... Input/Output DSTBN[2]# W25 Input/Output DSTBN[3]# AE24 Input/Output DSTBP[0]# C22 Input/Output DSTBP[1]# L24 Input/Output DSTBP[2]# W24 ® Intel Signal Buffer Direction Type Source Synch Input/Output Source Synch Input/Output Source Synch Input/Output Source Synch Input/Output Source Synch Input/Output Source Synch Input/Output Source Synch ...
Page 41
... L2 Common Clock RSVD AF7 Reserved RSVD B2 Reserved RSVD C14 Reserved RSVD C3 Reserved ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 23. Pin Listing by Pin Name Pin Direction Pin Name Number Input/Output RSVD E26 Output RSVD G1 Input RSVD ...
Page 42
... VCC AF10 VCC AF12 VCC AF14 VCC AF16 VCC AF18 VCCA[0] F26 VCCA[1] B1 VCCA[2] N1 VCCA[3] AC26 VCCP D10 ® Intel Celeron Signal Buffer Direction Type Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other ...
Page 43
... W4 Power/Other VCCSENS AE7 Power/Other E VID[0] E2 CMOS VID[1] F2 CMOS VID[2] F3 CMOS VID[3] G3 CMOS ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 23. Pin Listing by Pin Name Pin Direction Pin Name Number VID[4] G4 VID[5] H4 VSS A2 VSS A5 VSS A8 VSS A11 ...
Page 44
... L25 VSS M1 VSS M4 VSS M5 VSS M21 VSS M24 VSS N3 VSS N6 VSS N22 VSS N23 VSS N26 ® Intel Celeron Signal Buffer Direction Type Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other ...
Page 45
... W26 Power/Other VSS Y2 Power/Other VSS Y5 Power/Other VSS Y21 Power/Other VSS Y24 Power/Other ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 23. Pin Listing by Pin Name Pin Direction Pin Name Number VSS AA1 VSS AA4 VSS AA6 VSS ...
Page 46
... A16 ITP_CLK[0] A17 VSS A18 THERMDC A19 D[0]# A20 VSS A21 D[6]# A22 D[2]# A23 VSS A24 D[4]# ® Intel Celeron Signal Buffer Direction Type Power/Other Power/Other Power/Other Output Signal Buffer Direction Type Power/Other CMOS Input Open Drain Output Power/Other CMOS ...
Page 47
... D[40]# Source Synch AA24 D[33]# Source Synch AA25 VSS Power/Other AA26 D[46]# Source Synch ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 24. Pin Listing by Pin Number Pin Direction Pin Name Number Input/ AB1 COMP[3] Output AB2 ...
Page 48
... Input/ AD26 GTLREF Output AE1 A[30]# AE2 A[27]# Input/ Output AE3 VSS Input/ AE4 A[22]# Output AE5 ADSTB[1]# ® Intel Celeron Signal Buffer Direction Type Input/ Source Synch Output Input/ Source Synch Output Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other Power/Other ...
Page 49
... AF4 A[17]# Source Synch AF5 VSS Power/Other AF6 VSSSENSE Power/Other AF7 RSVD Reserved ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 24. Pin Listing by Pin Number Pin Direction Pin Name Number AF8 VCC Output AF9 VSS AF10 ...
Page 50
... Output D11 VSS Input/ Output D12 VCCP D13 VSS Input D14 VCCP Input D15 VSS D16 VCCP ® Intel Celeron Signal Buffer Direction Type Reserved Power/Other Test Open Drain Output Power/Other Common Clock Input Input/ Source Synch Output Power/Other Input/ Source Synch ...
Page 51
... Power/Other E18 VSS Power/Other E19 VCC Power/Other E20 VSS Power/Other E21 VCC Power/Other ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 24. Pin Listing by Pin Number Pin Direction Pin Name Number E22 VSS E23 D[14]# E24 D[11]# ...
Page 52
... Output L1 BNR# L2 RS[2]# Input/ Output L3 VSS L4 DEFER# Input/ L5 VCCP Output L6 VSS Input L21 VCCP ® Intel Celeron Signal Buffer Direction Type Power/Other Power/Other Power/Other Power/Other Power/Other Input/ Source Synch Output Power/Other Input/ Source Synch Output Input/ Source Synch Output Common Clock ...
Page 53
... N21 VCCP Power/Other N22 VSS Power/Other N23 VSS Power/Other N24 D[27]# Source Synch ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Table 24. Pin Listing by Pin Number Pin Direction Pin Name Number N25 D[30]# Input/ Output N26 VSS ...
Page 54
... DSTBN[2]# Input/ Output W26 VSS Y1 A[12]# Input/ Output Y2 VSS Input/ Output Y3 A[15]# Y4 A[11]# Input/ Output ® Intel Celeron Signal Buffer Direction Type Input/ Source Synch Output Power/Other Power/Other Power/Other Power/Other Power/Other Input/ Source Synch Output Input/ Source Synch Output Power/Other Input/ ...
Page 55
... Power/Other Y21 VSS Power/Other Y22 VCC Power/Other Y23 D[45]# Source Synch Y24 VSS Power/Other Y25 D[47]# Source Synch Y26 D[32]# Source Synch ® ® Intel Celeron M Processor Datasheet Package Mechanical Specifications and Pin Information Direction Input/ Output Input/ Output Input/ Output 55 ...
Page 56
... In sub-phase 2, these pins transmit transaction type information. These signals must connect the appropriate pins of both agents on the Intel Celeron M processor FSB. A[31:3]# are source synchronous signals and are latched into the receiving buffers by ADSTB[1:0]# ...
Page 57
... DEFER# Input Input/ DINV[3:0]# Output ® ® Intel Celeron M Processor Datasheet Description COMP[3:0] must be terminated on the system board using precision (1% tolerance) resistors. Refer to the platform design guides for more details on implementation. D[63:0]# (Data) are the data signals. These signals provide a 64-bit data path between the FSB agents, and must connect the appropriate pins on both agents ...
Page 58
... MCH-M component of the Intel 855PM, Intel 855GM, or 852GM chipset. DPWR control signal from the Intel 855PM and Intel 855GM chipsets used to reduce power on the Intel Celeron M processor data bus input buffers. DRDY# (Data Ready) is asserted by the data driver on each data transfer, indicating valid data on the data bus ...
Page 59
... Input Input/ LOCK# Output ® ® Intel Celeron M Processor Datasheet Description HIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction snoop operation results. Either FSB agent may assert both HIT# and HITM# together to indicate that it requires a snoop stall, which can be continued by reasserting HIT# and HITM# together ...
Page 60
... These pins are RESERVED and must be left unconnected on the board. However recommended that routing channels to these pins on the board be kept open for possible future use. Please refer to the platform design guides for more details. Intel for more details. Section 2.1.4 for more details. ...
Page 61
... Other THERMTRIP# Output TMS Input ® ® Intel Celeron M Processor Datasheet Description SLP# (Sleep), when asserted in Stop-Grant state, causes the processor to enter the Sleep state. During Sleep state, the processor stops providing internal clock signals to all units, leaving only the Phase-Locked Loop (PLL) still operating. ...
Page 62
... VID[5:0] (Voltage ID) pins are used to support automatic selection of power supply voltages (Vcc). Unlike some previous generations of processors, these are CMOS signals that are driven by the Intel Celeron M processor. The voltage supply for these pins must be valid before the VR can supply Vcc to the processor ...
Page 63
... Thermal Specifications and Design Considerations The Intel Celeron M processor requires a thermal solution to maintain temperatures within operating limits. A complete thermal solution includes both component and system level thermal management features. Component level thermal solutions include active or passive heatsinks or heat exchangers attached to the processor exposed die. The solution should make firm contact with the die while maintaining processor mechanical specifications such as pressure ...
Page 64
... Not 100% tested. These power specifications are determined by characterization of the processor currents at higher temperatures and extrapolating the values for the temperature indicated measured by the on-die Intel Thermal Monitor. The Intel Thermal Monitor’s automatic mode is used to indicate that the maximum T 4. The Intel Thermal Monitor automatic mode must be enabled for the processor to operate within specifications ...
Page 65
... R Series Resistance T NOTES: 1. Intel does not support or recommend operation of the thermal diode under reverse bias. Intel does not support or recommend operation of the thermal diode when the processor power supplies are not within their specified tolerance range. 2. Characterized at 100 °C. 3. Not 100% tested. Specified by design/characterization. ...
Page 66
... TCC most likely will never be activated, or will be activated only briefly during the most power intensive applications. The TCC may also be activated using On-Demand mode. If bit 4 of the ACPI Intel Thermal Monitor Control register is written to a "1", the TCC will be activated immediately, independent of the processor temperature ...
Page 67
... At this point the FSB signal THERMTRIP# will go active. THERMTRIP# activation is independent of processor activity and does not generate any bus cycles. When THERMTRIP# is asserted, the processor core voltage must be shut down within the time specified in Chapter 3. ® ® Intel Celeron M Processor Datasheet Thermal Specifications and Design Considerations § 67 ...
Page 68
... Thermal Specifications and Design Considerations 68 ® ® Intel Celeron M Processor Datasheet ...
Page 69
... The LAI is installed between the processor socket and the Intel Celeron M processor. The LAI pins plug into the socket, while the Intel Celeron M processor pins plug into a socket on the LAI. Cabling that is part of the LAI egresses the system to allow an electrical connection between the Intel Celeron M processor and a logic analyzer ...