IC MPU 16BIT 5V 20MHZ 68PLCC

EE80C188XL20

Manufacturer Part NumberEE80C188XL20
DescriptionIC MPU 16BIT 5V 20MHZ 68PLCC
ManufacturerIntel
EE80C188XL20 datasheet
 


Specifications of EE80C188XL20

Processor Type80C186FeaturesXL suffix, 16-Bit
Speed20MHzVoltage5V
Mounting TypeSurface MountPackage / Case68-PLCC
Family NameIntel186Device Core80188
Device Core Size16bFrequency (max)20MHz
Instruction Set ArchitectureCISCSupply Voltage 1 (typ)5V
Operating Supply Voltage (max)5.5VOperating Supply Voltage (min)4.5V
Operating Temp Range0C to 70COperating Temperature ClassificationCommercial
MountingSurface MountPin Count68
Package TypePLCCLead Free Status / RoHS StatusLead free / RoHS Compliant
Other names863554  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Page 13/48

Download datasheet (401Kb)Embed
PrevNext
Table 3 Pin Descriptions (Continued)
Pin
Pin
Input
Output
Name
Type
Type
States
SRDY
I
S(L)
LOCK
O
H(Z)
R(Z)
S0
O
H(Z)
S1
R(1)
S2
HOLD
I
A(L)
HLDA
O
H(1)
R(0)
NOTE
Pin names in parentheses apply to the 80C188XL
Pin Description
Synchronous Ready informs the processor that the addressed
memory space or I O device will complete a data transfer The
SRDY pin accepts an active-HIGH input synchronized to CLKOUT
The use of SRDY allows a relaxed system timing over ARDY This
is accomplished by elimination of the one-half clock cycle required
to internally synchonize the ARDY input signal Connecting SRDY
high will always assert the ready condition to the CPU If this line is
unused it should be tied LOW to yield control to the ARDY pin
LOCK output indicates that other system bus masters are not to
gain control of the system bus LOCK is active LOW The LOCK
signal is requested by the LOCK prefix instruction and is activated
at the beginning of the first data cycle associated with the
instruction immediately following the LOCK prefix It remains active
until the completion of that instruction No instruction prefetching
will occur while LOCK is asserted
Bus cycle status S0 – S2 are encoded to provide bus-transaction
information
Bus Cycle Status Information
S2
S1
S0
Bus Cycle Initiated
0
0
0
Interrupt Acknowledge
0
0
1
Read I O
0
1
0
Write I O
0
1
1
Halt
1
0
0
Instruction Fetch
1
0
1
Read Data from Memory
1
1
0
Write Data to Memory
1
1
1
Passive (no bus cycle)
S2 may be used as a logical M IO indicator and S1 as a DT R
indicator
HOLD indicates that another bus master is requesting the local bus
The HOLD input is active HIGH The processor generates HLDA
(HIGH) in response to a HOLD request Simultaneous with the
issuance of HLDA the processor will float the local bus and control
lines After HOLD is detected as being LOW the processor will
lower HLDA When the processor needs to run another bus cycle it
will again drive the local bus and control lines
In Enhanced Mode HLDA will go low when a DRAM refresh cycle
is pending in the processor and an external bus master has control
of the bus It will be up to the external master to relinquish the bus
by lowering HOLD so that the processor may execute the refresh
cycle
80C186XL 80C188XL
13