IC MPU 16BIT 5V 20MHZ 68PLCC

EE80C188XL20

Manufacturer Part NumberEE80C188XL20
DescriptionIC MPU 16BIT 5V 20MHZ 68PLCC
ManufacturerIntel
EE80C188XL20 datasheet
 


Specifications of EE80C188XL20

Processor Type80C186FeaturesXL suffix, 16-Bit
Speed20MHzVoltage5V
Mounting TypeSurface MountPackage / Case68-PLCC
Family NameIntel186Device Core80188
Device Core Size16bFrequency (max)20MHz
Instruction Set ArchitectureCISCSupply Voltage 1 (typ)5V
Operating Supply Voltage (max)5.5VOperating Supply Voltage (min)4.5V
Operating Temp Range0C to 70COperating Temperature ClassificationCommercial
MountingSurface MountPin Count68
Package TypePLCCLead Free Status / RoHS StatusLead free / RoHS Compliant
Other names863554  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
Page 5/48

Download datasheet (401Kb)Embed
PrevNext
Bus Interface Unit
The 80C186XL provides a local bus controller to
generate the local bus control signals In addition it
employs a HOLD HLDA protocol for relinquishing
the local bus to other bus masters It also provides
outputs that can be used to enable external buffers
and to direct the flow of data on and off the local
bus
The bus controller is responsible for generating 20
bits of address read and write strobes bus cycle
status information and data (for write operations) in-
formation It is also responsible for reading data
from the local bus during a read operation Synchro-
nous and asynchronous ready input pins are provid-
ed to extend a bus cycle beyond the minimum four
states (clocks)
The 80C186XL bus controller also generates two
control signals (DEN and DT R) when interfacing to
external transceiver chips This capability allows the
addition of transceivers for simple buffering of the
multiplexed address data bus
During RESET the local bus controller will perform
the following action
Drive DEN RD and WR HIGH for one clock cy-
cle then float them
Drive S0– S2 to the inactive state (all HIGH) and
then float
Drive LOCK HIGH and then float
Float AD0– 15 (AD0– 8) A16 – 19 (A9 – A19) BHE
(RFSH) DT R
Drive ALE LOW
Drive HLDA LOW
RD QSMD
UCS
LCS
MCS0 PEREQ
ERROR and TEST BUSY pins have internal pullup
devices which are active while RES is applied Ex-
cessive loading or grounding certain of these pins
causes the 80C186XL to enter an alternative mode
of operation
RD QSMD low results in Queue Status Mode
UCS and LCS low results in ONCE Mode
TEST BUSY low (and high later) results in En-
hanced Mode
80C186XL PERIPHERAL
ARCHITECTURE
All the 80C186XL integrated peripherals are con-
trolled by 16-bit registers contained within an inter-
nal 256-byte control block The control block may be
mapped into either memory or I O space Internal
logic will recognize control block addresses and re-
spond to bus cycles An offset map of the 256-byte
control register block is shown in Figure 3
Chip-Select Ready Generation Logic
The 80C186XL contains logic which provides
programmable chip-select generation for both mem-
ories and peripherals
programmed to provide READY (or WAIT state) gen-
eration It can also provide latched address bits A1
and A2 The chip-select lines are active for all mem-
ory and I O cycles in their programmed areas
whether they be generated by the CPU or by the
integrated DMA unit
The 80C186XL provides 6 memory chip select out-
puts for 3 address areas upper memory lower
memory and midrange memory One each is provid-
ed for upper memory and lower memory while four
are provided for midrange memory
Relocation Register
DMA Descriptors Channel 1
DMA Descriptors Channel 0
Chip-Select Control Registers
MCS1
Time 2 Control Registers
Time 1 Control Registers
Time 0 Control Registers
Interrupt Controller Registers
Figure 3 Internal Register Map
The 80C186XL provides a chip select called UCS
for the top of memory The top of memory is usually
used as the system memory because after reset the
80C186XL begins executing at memory location
FFFF0H
80C186XL 80C188XL
In addition
it can be
OFFSET
FEH
DAH
D0H
CAH
C0H
A8H
A0H
66H
60H
5EH
58H
56H
50H
3EH
20H
5