LUPXA255A0C200 Intel, LUPXA255A0C200 Datasheet - Page 18

no-image

LUPXA255A0C200

Manufacturer Part Number
LUPXA255A0C200
Description
IC MICRO PROCESSOR 200MHZ 256BGA
Manufacturer
Intel
Datasheets

Specifications of LUPXA255A0C200

Processor Type
XScale®
Speed
200MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
866868

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LUPXA255A0C200
Manufacturer:
MARVELL
Quantity:
982
Part Number:
LUPXA255A0C200
Manufacturer:
Intel
Quantity:
10 000
Part Number:
LUPXA255A0C200
Manufacturer:
INTEL
Quantity:
20 000
Package Information
18
Table 4.
Note
[1]
[2]
[3]
[4]
[5]
[6]
[7]
GPIO reset operation: Configured as GPIO inputs by default after any reset. The input buffers for these pins are
disabled to prevent current drain and the pins are pulled high with 10K to 60K internal resistors. The input paths
must be enabled and the pullups turned off by clearing the read-disable-hold (RDH) bit described in
Section 3.5.7, “Power Manager Sleep Status Register (PSSR)” on page 3-27 in the Intel® PXA255 Processor
Developers Manual. Even though sleep mode sets the RDH bit, the pull-up resistors are not re-enabled by sleep
mode.
Crystal oscillator pins: These pins connect the external crystals to the on-chip oscillators. Refer to Section 3.3.1,
“32.768 kHz Oscillator” on page 3-4 in the Intel® PXA255 Processor Developers Manual and Section 3.3.2,
“3.6864 MHz Oscillator” on page 3-4 of the Intel® PXA255 Processor Developers Manual for details on sleep-
mode operation.
GPIO sleep operation: The state of these pins is determined by the corresponding PGSRn during the transition
into sleep mode. See Section 3.5.9, “Power Manager GPIO Sleep State Registers (PGSR0, PGSR1, PGSR2)”
and Section 4.1.3.2, “GPIO Pin Direction Registers (GPDR0, GPDR1, GPDR2)” on page 4-8 in the Intel®
PXA255 Processor Developers Manual. If selected as an input, this pin does not drive during sleep. If selected
as an output, the value contained in the sleep-state register is driven out onto the pin and held there while the
PXA255 processor is in sleep mode.
GPIOs configured as inputs after exiting sleep mode cannot be used until PSSR[RDH] is cleared.
Static memory control pins: During sleep mode, these pins can be programmed to either drive the value in the
sleep-state register or be placed in Hi-Z. To select the Hi-Z state, software must set the FS bit in the power-
manager general-configuration register. If PCFR[FS] is not set, then during the transition to sleep these pins
function as described in [3], above. For nWE, nOE, and nCS[0], if PCFR[FS] is not set, they are driven high by
the memory controller before entering sleep. If PCFR[FS] is set, these pins are placed in Hi-Z.
PCMCIA control pins: During sleep mode: can be programmed either to drive the value in the sleep-state
register or be placed in Hi-Z. To select the Hi-Z state, software must set PCFR[FP]. If it is not set, then during the
transition to sleep these pins function as described in [3], above.
During sleep, this supply may be driven low. This supply must never be high impedance.
Remains powered in sleep mode.
Pin Description Notes
Intel® PXA255 Processor Electrical, Mechanical, and Thermal Specification
Description

Related parts for LUPXA255A0C200