LUPXA255A0C200 Intel, LUPXA255A0C200 Datasheet - Page 33

no-image

LUPXA255A0C200

Manufacturer Part Number
LUPXA255A0C200
Description
IC MICRO PROCESSOR 200MHZ 256BGA
Manufacturer
Intel
Datasheets

Specifications of LUPXA255A0C200

Processor Type
XScale®
Speed
200MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Other names
866868

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LUPXA255A0C200
Manufacturer:
MARVELL
Quantity:
982
Part Number:
LUPXA255A0C200
Manufacturer:
Intel
Quantity:
10 000
Part Number:
LUPXA255A0C200
Manufacturer:
INTEL
Quantity:
20 000
4.7.5
Intel® PXA255 Processor Electrical, Mechanical, and Thermal Specification
Figure 5. GPIO Reset Timing
Table 17. GPIO Reset Timing Specifications
Sleep Mode Timing
Sleep mode is asserted internally; and asserts the nRESET_OUT and PWR_EN signals. The
sequence indicated in
Mode Timing Specifications” on page 34
NOTES:
tDHW_OUT_A
tDHW_OUT_F
1. GP[1] is not recognized as a reset source again until configured to do so in software. Software should
2. Time is 512*N processor clock cycles plus up to 4 cycles of the 3.6864-MHz input clock.
3. Time during the frequency change sequence depends on the state of the PLL lock detector at the
tDHW_NCS0
tDHW_OUT
tA_GP[1]
check the state of GP[1] before configuring as a reset to ensure no spurious reset is generated.
assertion of GPIO reset. The lock detector has a maximum time of 350µs plus synchronization.
Symbol
nRESET_OUT
GP[1]
Minimum assert time of GP[1]
3.6864MHz input clock cycles
Delay between GP[1] asserted and
nRESET_OUT asserted in 3.6864 MHz
input clock cycles
Delay between nRESET_OUT asserted
and nRESET_OUT de-asserted, run or
turbo mode
Delay between nRESET_OUT asserted
and nRESET_OUT de-asserted, during
frequency change sequence
Delay between nReset_Out de-asserted
and nCS0 asserted
Note: nBATT_FAULT and nVDD_FAULT must be high before nRESET is
deasserted or the application processor will enter Sleep Mode
Figure 6, “Sleep Mode Timing” on page 34
2
Description
t
DHW_OUT_A
t
A_GP[1]
3
is the required timing parameters for sleep mode.
1
in
150.69
1.28
1.28
Min
4
3
t
DHW_OUT
and detailed in
Typical
Electrical Specifications
Max
360
390
6.5
Figure 18, “Sleep
8
cycles
cycles
Units
µs
µs
ns
33

Related parts for LUPXA255A0C200