CS42432-CMZ Cirrus Logic Inc, CS42432-CMZ Datasheet
CS42432-CMZ
Specifications of CS42432-CMZ
Available stocks
Related parts for CS42432-CMZ
CS42432-CMZ Summary of contents
Page 1
... An auxiliary serial input is available for an additional two channels of PCM data. The CS42432 is available in a 52-pin MQFP package in Commercial (-10°C to +70°C) and Automotive (-40°C to +105°C) grades. The CDB42432 Customer Demonstra- tion board is also available for device evaluation and implementation suggestions. Please refer to Information” ...
Page 2
... AUX Port Digital Interface Formats ................................................................................................ 32 5.6.1 Hardware Mode ..................................................................................................................... 32 5.6.2 Software Mode ...................................................................................................................... 32 5.6.3 I²S .......................................................................................................................................... 32 5.6.4 Left-Justified .......................................................................................................................... 33 5.7 Control Port Description and Timing ............................................................................................... 33 5.7.1 SPI Mode ............................................................................................................................... 33 5.7.2 I²C Mode ................................................................................................................................ 34 5.8 Recommended Power-Up Sequence ............................................................................................. 35 5.8.1 Hardware Mode ..................................................................................................................... 35 5.8.2 Software Mode ...................................................................................................................... 36 2 CS42432 DS673F2 ...
Page 3
... Status Mask (Address 1Ah) .......................................................................................................... 47 8. EXTERNAL FILTERS ........................................................................................................................... 48 8.1 ADC Input Filter .............................................................................................................................. 48 8.1.1 Passive Input Filter ................................................................................................................ 49 8.1.2 Passive Input Filter w/Attenuation ......................................................................................... 49 8.2 DAC Output Filter ........................................................................................................................... 50 9. ADC FILTER PLOTS ............................................................................................................................ 51 10. DAC FILTER PLOTS .......................................................................................................................... 53 11. PARAMETER DEFINITIONS .............................................................................................................. 55 12. REFERENCES .................................................................................................................................... 56 13. PACKAGE INFORMATION ................................................................................................................ 57 13.1 Thermal Characteristics ............................................................................................................... 57 DS673F2 ............................................................................ 45 CS42432 3 ...
Page 4
... Figure 36.SSM Passband Ripple .............................................................................................................. 53 Figure 37.DSM Stopband Rejection .......................................................................................................... 53 Figure 38.DSM Transition Band ................................................................................................................ 53 Figure 39.DSM Transition Band (detail) .................................................................................................... 54 Figure 40.DSM Passband Ripple .............................................................................................................. 54 Figure 41.QSM Stopband Rejection ......................................................................................................... 54 Figure 42.QSM Transition Band ................................................................................................................ 54 Figure 43.QSM Transition Band (detail) .................................................................................................... 54 Figure 44.QSM Passband Ripple .............................................................................................................. 54 4 CS42432 DS673F2 ...
Page 5
... LIST OF TABLES Table 1. I/O Power Rails ............................................................................................................................. 8 Table 2. Hardware Configurable Settings ................................................................................................. 26 Table 3. MCLK Frequency Settings .......................................................................................................... 31 Table 4. Serial Audio Interface Channel Allocations ................................................................................. 32 Table 5. MCLK Frequency Settings .......................................................................................................... 41 Table 6. Example AOUT Volume Settings ................................................................................................ 45 Table 7. Example AIN Volume Settings .................................................................................................... 46 DS673F2 CS42432 5 ...
Page 6
... DAC Serial Audio Data Input (Input) - TDM Input for two’s complement serial audio data. Auxiliary Left/Right Clock (Output) - Determines which channel, Left or Right, is currently active AUX_LRCK 15 on the Auxiliary serial audio data line CS42432 Pin Description 8. “Digital I/O Pin Characteristics” on page CS42432 40 39 AIN1+ 38 AIN1 AGND 34 TSTO 33 TSTO 32 TSTO TSTO 31 AOUT6 AOUT6+ AOUT5+ ...
Page 7
... Differential Analog Input (Input) - Signals are presented differentially to the delta- AIN2 +,- 41,40 sigma modulators. The full-scale input level is specified in the Analog Characteristics AIN3 +,- 43,42 specification table. 45,44 AIN4 +,- Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling cir- FILT+ 47 cuits. DS673F2 CS42432 7 ...
Page 8
... Digital I/O Pin Characteristics Various pins on the CS42432 are powered from separate power supply rails. The logic level for each input should adhere to the corresponding power rail and should not exceed the maximum ratings. Power Pin Name I/O Rail SW/(HW) ...
Page 9
... Auxiliary Serial Clock (Output) - Serial clock for the Auxiliary serial audio interface. Auxiliary Serial Input (Input) - The 42432 provides an additional serial input for two’s comple- AUX_SDIN 17 ment serial audio data. DS673F2 CS42432 CS42432 40 AIN1+ 39 AIN1 AGND TSTO 34 33 TSTO TSTO 32 TSTO 31 AOUT6- 30 AOUT6+ 29 AOUT5+ ...
Page 10
... Differential Analog Input (Input) - Signals are presented differentially to the delta-sigma modula- AIN3 +,- 43,42 tors. The full-scale input level is specified in the Analog Characteristics specification table. AIN4 +,- 45,44 Positive Voltage Reference (Output) - Positive reference voltage for the internal sampling cir- FILT+ 47 cuits. 10 CS42432 DS673F2 ...
Page 11
... RST 1 AIN4+ SCL/CCLK 2 AIN4- SDA/CDOUT 4 AD1/CDIN 3 AD0/ VLC 0.1 µF VQ FILT+ DGND AGND AGND DGND Connect DGND and AGND at Codec CS42432 +3 µ Analog Output Filter Analog Output Filter Analog Output Filter 23 25 Analog Output Filter Analog Output Filter Analog Output Filter ...
Page 12
... AIN4+ 3 MFREQ 44 AIN4- 6 VLC FILT+ DGND DGND AGND AGND Connect DGND and AGND at Codec CS42432 +3 µF 2 Analog Output Filter Analog Output Filter 2 Analog Output Filter 2 Analog Output Filter 2 2 Analog Output Filter 2 Analog Output Filter Input Analog Input 1 1 Filter Input ...
Page 13
... Symbol Analog VA Digital VD Serial Port Interface VLS Control Port Interface VLC (Note (Note Serial Port Interface V IND-S Control Port Interface V IND stg CS42432 Min Max Units 3.14 5.25 V 3.14 3.47 V 1.71 5.25 V 1.71 5.25 V °C -10 +70 °C -40 +105 Min Max Units -0 ...
Page 14
... VD = VLS = VLC = 3.3 V±5 V±5%; A Figure 19 on page 48 Differential Min Typ Max 99 105 - 96 102 - - -98 -92 - - ±100 - 1.06*VA 1.12*VA 1.18*VA 0.53*VA 0.56*VA 0.59* CS42432 and Figure 20 on page 48; Single-Ended Min Typ Max Unit 96 102 - - ±100 - ppm/°C Vpp - - - kΩ ...
Page 15
... VD = VLS = VLC = 3.3 V±5 V±5%; A Figure 19 on page 48 Differential Min Typ Max 97 105 - 94 102 - - -98 -90 - - ±100 - 1.04*VA 1.12*VA 1.20*VA 0.52*VA 0.56*VA 0.60* CS42432 and Figure 20 on page 48; Single-Ended Min Typ Max Unit 94 102 - - ±100 - ppm/°C Vpp - ...
Page 16
... Filter Settling Time Notes: 9. Filter response is guaranteed by design. 10. Response is clock-dependent and will scale with Fs. Note that the response plots been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs. 16 (Notes 9, 10) to -0.1 dB corner to -0.1 dB corner CS42432 Min Typ Max Unit 0 - 0.4896 Fs ...
Page 17
... Min Typ Max 102 108 - 99 105 - - -98 - -36 - 100 - 1.235•VA 1.300•VA 1.365•VA 0.618•VA 0.650•VA 0.683•VA - 0.1 0.25 - ±100 - - 100 - - - 100 CS42432 and active filter in Single-Ended Min Typ Max Unit 99 105 - dB 96 102 - - 100 - dB Vpp - 0.1 0.25 ...
Page 18
... C reflect the recommended minimum resistance and maximum L L CS42432 and Figure 25 on page 51; Measure- Single-Ended Min Typ Max Unit 97 105 - dB 94 102 - ...
Page 19
... DAC1-3 3.3 µF + AOUTxx R AGND Figure 3. Output Test Load DS673F2 125 100 75 Analog Output 2.5 3 CS42432 Safe Operating Region Ω ) Resistive Load -- R L Figure 4. Maximum Loading 20 19 ...
Page 20
... Quad-Speed Mode Measurement Bandwidth is from Stopband to 1.34 Fs. 16. De-emphasis is only available in Single-Speed Mode. 20 (Notes 9, 14) to -0.05 dB corner corner (Note 15 kHz Fs = 44.1 kHz kHz to -0.1 dB corner corner (Note 15) to -0.1 dB corner corner (Note 15) CS42432 Min Typ Max 0 - 0.4780 0 - 0.4996 -0.2 - +0.08 0.5465 - - ...
Page 21
... ADC_SDOUT Hold Time After SCLK Rising Edge ADC_SDOUT Valid Before SCLK Rising Edge Notes: 17. After powering up the CS42432, RST should be held low after the power supplies and clocks are settled. 18. See Table 5 on page 41 19. VLS is limited to nominal 2 5.0 V operation only. ...
Page 22
... AUX_SDIN Setup Time Before SCLK Rising Edge AUX_SDIN Hold Time After SCLK Rising Edge AUX_LRCK AUX_SCLK AUX_SDIN Figure 6. Serial Audio Interface Slave Mode Timing 22 Symbol Min All Speed Modes lcks lcks sckh sckl MSB-1 MSB CS42432 Max Units - LRCK kHz · LRCK kHz DS673F2 ...
Page 23
... Figure 7. Control Port Timing - I²C Format CS42432 = 30 pF) L Min Max Unit - 100 kHz 500 - ns 4.7 - µs 4.0 - µs 4.7 - µs 4.0 - µs 4.7 - µ µ ...
Page 24
... CS t css CCLK CDIN CDOUT 24 Symbol f sck t srs t css t csh t scl t sch t dsu (Note 23 (Note 24 (Note 24 sch scl dsu dh MSB t pd MSB Figure 8. Control Port Timing - SPI Format CS42432 Min Max 100 - 100 f2 t csh pF) L Units MHz ns ns μ ...
Page 25
... I DT VLS = VLC = VD = 3.3 V kHz PSRR 60 Hz Symbol Serial Port Control Port V OH Serial Port V Control Port OL Serial Port Control Port V IH Serial Port Control Port for serial and control port power rails. CS42432 Min Typ Max - 60 600 850 - 1. 0.5•VA - ...
Page 26
... PCM data on the ADC_SDOUT data line in the TDM digital interface format. See Digital Interface Formats” on page 32 The CS42432 operates in one of three oversampling modes based on the input sample rate. Mode selection is determined automatically based on the MCLK frequency setting. Single-Speed Mode (SSM) supports in- put sample rates kHz and uses a 128x oversampling ratio ...
Page 27
... Line-Level Inputs AINx+ and AINx- are the line-level differential analog inputs internally biased to VQ, approximately VA/2. Figure 9 on page 27 shows the full-scale analog input levels. The CS42432 also accommodates single- ended signals on all inputs, AIN1-AIN4. See filters. 5.2.1.1 Hardware Mode AIN Volume Control and ADC Overflow status are not accessible in Hardware Mode ...
Page 28
... Running the CS42432 with the high-pass filter enabled until the filter settles. See the Digital Filter Characteristics for filter settling time. 2. Disabling the high-pass filter and freezing the stored DC offset. 5.2.2.1 Hardware Mode The high pass filters for ADC1 and ADC2 are permanently enabled in Hardware Mode. ...
Page 29
... LRCK delay Yes RST = Low Normal Operation VA/2. 2. Aout bias = VA/2. ERROR: Power removed 3. Audio signal generated per register settings. ERROR: MCLK/LRCK ratio change CS42432 Power-Down VA/2. Yes 2. Aout bias = Hi-Z. PDN bit = '1' audio signal generated. 4. Control Port Registers retain settings. ...
Page 30
... Volume Control register. The attenuation is ramped up and down at the rate specified by the SZC[1:0] bits. 5.3.4 De-Emphasis Filter The CS42432 includes on-chip digital de-emphasis optimized for a sample rate of 44.1 kHz. The filter re- sponse is shown in Figure that utilize 50/15 μs pre-emphasis equalization as a means of noise reduction. ...
Page 31
... Figure 12. De-Emphasis Curve Description SSM 256 512 Table 3. MCLK Frequency Settings 41. FS identifies the start of a new frame and is equal to the sample rate, Fs. CS42432 µs Frequency Table 3 for the required frequen- Ratio (xFs) DSM QSM N/A N/A 256 N/A “ ...
Page 32
... Analog Output/Input Channel Allocation Format AOUT 1,2,3,4,5,6 AIN 1,2,3,4 (2 additional channels from AUX_SDIN) Table 4. Serial Audio Interface Channel Allocations Figure 17 on page 34 for timing relationship between AUX_LRCK and Figure 14. AUX I²S Format CS42432 LSB MSB LSB MSB LSB MSB AOUT6 - 32 clks ...
Page 33
... The control port has two modes: SPI and I²C, with the CS42432 acting as a slave device. SPI Mode is se- lected if there is a high-to-low transition on the AD0/CS pin, after the RST pin has been brought high. I²C Mode is selected by connecting the AD0/CS pin through a resistor to VLC or DGND, thereby permanently selecting the desired AD0 bit address state ...
Page 34
... CS42432 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write). The upper 5 bits of the 7-bit address field are fixed at 10010. To communicate with a CS42432, the chip address field, which is the first byte sent to the CS42432, should match 10010 followed by the settings of the AD1 and AD0 ...
Page 35
... During the Hardware Mode power-up sequence, there must be no transitions on any of the hard- ware control pins. DS673F2 STOP MAP BYTE CHIP ADDRESS (READ INCR ACK START Figure 18. Control Port Timing, I²C Read Table 2 on page 26 CS42432 DATA DATA +1 DATA + n 0 AD1 AD0 ACK ACK NO ACK according to the Hardware Mode control STOP 35 ...
Page 36
... The low value ceramic capacitor should be the nearest to the pin and should be mounted on the same side of the board as the CS42432 to minimize inductance effects. All signals, especially clocks, should be kept away from the FILT+, VQ pins in order to avoid unwanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1 µ ...
Page 37
... AOUT5 AOUT5 AOUT5 VOL6 VOL5 VOL4 AOUT6 AOUT6 AOUT6 VOL6 VOL5 VOL4 Reserved Reserved Reserved Reserved INV_AOUT6 INV_AOUT5 INV_AOUT4 INV_AOUT3 INV_AOUT2 INV_AOUT1 CS42432 Rev_ID3 Rev_ID2 Rev_ID1 PDN_DAC2 PDN_DAC1 MFreq2 MFreq1 MFreq0 Reserved Reserved Reserved ADC2 Reserved Reserved SINGLE MUTE ADC_SNG ...
Page 38
... AIN4 AIN4 AIN4 VOL6 VOL5 VOL4 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved CS42432 AIN1 AIN1 AIN1 VOL3 VOL2 VOL1 AIN2 AIN2 AIN2 VOL3 VOL2 VOL1 AIN3 AIN3 AIN3 VOL3 VOL2 VOL1 AIN4 AIN4 AIN4 VOL3 VOL2 VOL1 ...
Page 39
... Chip I.D. and Revision Register (Address 01h) (Read Only Chip_ID3 Chip_ID2 Chip_ID1 7.2.1 Chip I.D. (CHIP_ID[3:0]) Default = 0000 Function: I.D. code for the CS42432. Permanently set to 0000. 7.2.2 Chip Revision (REV_ID[3:0]) Default = 0001 Function: CS42432 revision level. Revision A is coded as 0001. DS673F2 ...
Page 40
... DACs are muted or the power down bit (PDN) is enabled to eliminate the possibility of audible artifacts. 7.3.3 Power Down (PDN) Default = Disable 1 - Enable Function: The entire device will enter a low-power state when this function is enabled. The contents of the control registers are retained in this mode Reserved PDN_DAC3 CS42432 PDN_DAC2 PDN_DAC1 PDN DS673F2 ...
Page 41
... MHz to 12.8000 MHz 1 1.5360 MHz to 19.2000 MHz 0 2.0480 MHz to 25.6000 MHz 1 3.0720 MHz to 38.4000 MHz X 4.0960 MHz to 51.2000 MHz Table 5. MCLK Frequency Settings Reserved Reserved CS42432 MFreq1 MFreq0 Reserved Ratio (xFs) SSM DSM QSM 256 N/A N/A 384 N/A N/A ...
Page 42
... When enabled, this bit allows the user to apply a single-ended input to the positive terminal of ADC1 digital gain is automatically applied to the serial audio data of ADC1. The negative leg must be driv the common mode of the ADC. See ADC1 ADC2 SINGLE SINGLE 16. Figure 20 on page 48 CS42432 Reserved Reserved Reserved “ADC Digital Filter for a graphical description. DS673F2 ...
Page 43
... Soft Ramp allows level changes, either by gain changes, attenuation changes or muting implement incrementally ramping, in 1/8 dB steps, from the current level to the new level at a rate per 8 left/right clock periods. Soft Ramp on Zero Crossing DS673F2 Figure 20 on page AMUTE MUTE ADC_SP CS42432 for a graphical description ADC_SNGVOL ADC_SZC1 ADC_SZC0 43 ...
Page 44
... Enabled Function: The Digital-to-Analog converters of the CS42432 will mute the output following the reception of 8192 con- secutive audio samples of static 0 or -1. A single sample of non-static data will release the mute. Detection and muting is done independently for each channel. The quiescent voltage on the output will be retained during the mute period ...
Page 45
... AOUTx_VOL3 Binary Code Volume Setting 00000000 0 dB 00101000 -20 dB 01010000 -40 dB 01111000 -60 dB 10110100 -90 dB Table 6. Example AOUT Volume Settings INV_AOUT5 INV_AOUT4 AINx_VOL4 AINx_VOL3 CS42432 AOUTx_VOL2 AOUTx_VOL1 AOUTx_VOL0 Table 6. The volume changes are im INV_AOUT3 INV_AOUT2 INV_AOUT1 AINx_VOL2 AINx_VOL1 AINx_VOL0 Table 7. 45 ...
Page 46
... Indicates an invalid MCLK to FS ratio. This status flag is set to “Level Active Mode” and becomes active during the error condition. See 7.13.2 ADC Overflow (ADCX_OVFL) Default = x Function: Indicates that there is an over-range condition anywhere in the CS42432 ADC signal path of each of the associated ADC’s. 46 Binary Code Volume Setting ...
Page 47
... If a mask bit is set to 0, the error is masked, meaning that its occurrence will not affect status register. The bit positions align with the corresponding bits in the Status register. DS673F2 Reserved CLK Error_M Reserved CS42432 1 0 ADC2_OVFL_M ADC1_OVFL_M “Status (Address 19h) 47 ...
Page 48
... VA 470 pF 100 kΩ C0G 91 Ω - 4.7 μF + 2700 pF 100 kΩ C0G 4.7 μF Figure 20. Single-Ended Active Input Filter CS42432 Figures 19 and 22 for low-cost, low-component- ADC1-2 AINx+ 2700 pF C0G 91 Ω AINx- ADC1-2 AIN1+,2+,3+,4+ AIN1-,2-,3-,4- and 20 ...
Page 49
... AIN1+,2+,3+,4+ 2700 pF C0G AIN1-,2-,3-,4- 4.7 μF Figure 21. Passive Input Filter 10 μF 2.5 kΩ 2700 pF 2.5 kΩ C0G 4.7 μF CS42432 ADC1-2 Figure 22, the input ADC1-2 AIN1+,2+,3+,4+ AIN1-,2-,3-,4- 49 ...
Page 50
... C0G 22 μF 1.87 kΩ C0G Figure 23. Active Analog Output Filter 560 Ω 3.3 µ kΩ Figure 24. Passive Analog Output Filter CS42432 22 μF 562 Ω 47.5 k Ω ext R + 560 ext π ext 560 DS673F2 ...
Page 51
... Figure 30. DSM Transition Band CS42432 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 Frequency (normalized to Fs) 0.44 0.46 0.48 0.50 0.52 0.54 0.56 0.58 0.60 Frequency (normalized to Fs) ...
Page 52
... Frequency (normalized to Fs) Figure 31. DSM Transition Band (Detail . . 0.50 0.51 0.52 Figure 32. DSM Passband Ripple CS42432 . que ncy (norm alize DS673F2 0 .50 ...
Page 53
... Figure 35. SSM Transition Band (detail) Figure 37. DSM Stopband Rejection DS673F2 Figure 34. SSM Transition Band 0.05 0 -0.05 -0. 1 -0.15 -0. 2 -0.25 0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 Frequency (normalized to Fs) Figure 36. SSM Passband Ripple Figure 38. DSM Transition Band CS42432 0.4 0.45 0.5 53 ...
Page 54
... Figure 42. QSM Transition Band 0 - -1. 5 0.6 0.65 0.7 0 Figure 44. QSM Passband Ripple CS42432 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 Frequency (normalized to Fs) 0.4 0.45 0.5 0.55 0.6 0.65 0.7 Frequency(normalized to Fs) 0.05 ...
Page 55
... The deviation from the nominal full-scale analog output for a full-scale digital input. Gain Drift The change in gain value with temperature. Units in ppm/°C. Offset Error The deviation of the mid-scale transition (111...111 to 000...000) from the ideal. Units in mV. DS673F2 CS42432 55 ...
Page 56
... Harris. Presented at the 93rd Convention of the Audio Engineering Society, October 1992. 7. Cirrus Logic, A Fifth-Order Delta-Sigma Modulator with 110 dB Audio Dynamic Range Fujimori, K. Ha- mashita and E.J. Swanson. Paper presented at the 93rd Convention of the Audio Engineering Society, Oc- tober 1992. 8. Philips Semiconductor, The I²C-Bus Specification: Version 2.1, January 2000. http://www.semiconductors.philips.com 56 CS42432 DS673F2 ...
Page 57
... Nominal pin pitch is 0.65 mm Controlling dimension is mm. JEDEC Designation: MS022 Symbol 2 Layer Board 4 Layer Board CS42432 A A1 MILLIMETERS MIN NOM --- --- 0.00 --- 0.22 --- --- 13.20 BSC --- 10.00 BSC --- 13.20 BSC --- 10.00 BSC --- ...
Page 58
... Operating Conditions” on page and “Analog Input Characteristics (Automotive)” on page to relect correct placement of pins 3 and 4. www.cirrus.com. CS42432 Temp Range Container Order # Rail CS42432-CMZ Tape & Reel CS42432-CMZR Rail CS42432-DMZ Tape & Reel CS42432-DMZR - - CDB42438 “Analog Input Characteris- 15. DS673F2 13. ...