AD1885JST Analog Devices Inc, AD1885JST Datasheet - Page 5

IC AUDIO CODEC AC'97 48-LQFP

AD1885JST

Manufacturer Part Number
AD1885JST
Description
IC AUDIO CODEC AC'97 48-LQFP
Manufacturer
Analog Devices Inc
Series
SoundMAX®r
Type
Audio Codec '97r
Datasheet

Specifications of AD1885JST

Rohs Status
RoHS non-compliant
Data Interface
Serial
Resolution (bits)
16 b
Number Of Adcs / Dacs
2 / 2
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
87 / 90
Voltage - Supply, Analog
4.75 V ~ 5.25 V
Voltage - Supply, Digital
3.15 V ~ 3.45 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-LQFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD1885JST
Manufacturer:
AD
Quantity:
7
Part Number:
AD1885JST
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD1885JST
Manufacturer:
AD
Quantity:
1 000
Part Number:
AD1885JST
Manufacturer:
AD
Quantity:
1 000
Part Number:
AD1885JST
Manufacturer:
AD
Quantity:
1 000
Part Number:
AD1885JST
Manufacturer:
ST
0
Part Number:
AD1885JST
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD1885JST-REEL
Manufacturer:
NS
Quantity:
254
Part Number:
AD1885JSTZ
Manufacturer:
AD
Quantity:
1 000
Part Number:
AD1885JSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD1885JSTZ-REEL
Quantity:
1 300
TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE)
Parameter
RESET Active Low Pulsewidth
RESET Inactive to BIT_CLK Startup Delay
SYNC Active High Pulsewidth
SYNC Low Pulsewidth
SYNC Inactive to BIT_CLK Startup Delay
BIT_CLK Frequency
BIT_CLK Period
BIT_CLK Output Jitter
BIT_CLK High Pulsewidth
BIT_CLK Low Pulsewidth
SYNC Frequency
SYNC Period
Setup to Falling Edge of BIT_CLK
Hold from Falling Edge of BIT_CLK
BIT_CLK Rise Time
BIT_CLK Fall Time
SYNC Rise Time
SYNC Fall Time
SDATA_IN Rise Time
SDATA_IN Fall Time
SDATA_OUT Rise Time
SDATA_OUT Fall Time
End of Slot 2 to BIT_CLK, SDATA_IN Low
Setup to Trailing Edge of RESET (Applies to SYNC, SDATA_OUT)
Rising Edge of RESET to HI-Z Delay
Propagation Delay
RESET Rise Time
Output Valid Delay from Rising Edge of BIT_CLK to SDI Valid
NOTES
Specifications subject to change without notice.
Output jitter is directly dependent on crystal input jitter.
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
RST_LOW
RST2CLK
SYNC_HIGH
SYNC_LOW
SYNC2CLK
CLK_PERIOD
CLK_HIGH
CLK_LOW
SYNC_PERIOD
SETUP
HOLD
RISECLK
FALLCLK
RISESYNC
FALLSYNC
RISEDIN
FALLDIN
RISEDOUT
FALLDOUT
S2_PDOWN
SETUP2RST
OFF
Min
162.8
162.8
32.56
32.56
5
5
2
2
2
2
2
2
2
2
0
15
Typ
1.0
1.3
19.5
12.288
81.4
42
38
48.0
20.8
2.5
4
4
4
4
4
4
4
4
Max
750
48.84
48.84
10
10
10
10
10
10
10
10
10
25
15
50
15
AD1885
Unit
µs
ns
µs
µs
ns
MHz
ns
ps
ns
ns
kHz
µs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ns
ns
ns
ns
ns

Related parts for AD1885JST