AD1845JP Analog Devices Inc, AD1845JP Datasheet - Page 22

IC CODEC STEREO 5V 16BIT 68PLCC

AD1845JP

Manufacturer Part Number
AD1845JP
Description
IC CODEC STEREO 5V 16BIT 68PLCC
Manufacturer
Analog Devices Inc
Type
Stereo Audior
Datasheet

Specifications of AD1845JP

Rohs Status
RoHS non-compliant
Resolution (bits)
16 b
Number Of Adcs / Dacs
2 / 2
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
81 / 82
Voltage - Supply, Analog
4.75 V ~ 5.25 V
Voltage - Supply, Digital
4.75 V ~ 5.25 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
68-PLCC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD1845JP
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD1845JP
Manufacturer:
AD
Quantity:
1 000
Part Number:
AD1845JP
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD1845JP
Quantity:
13
AD1845
MODE2
MID
This register’s initial state after reset is “10x0 1010.”
DME
res
DMA5:0
This register’s initial state after reset is “0000 00x0.”
DMA Playback Base Count Registers (IXA3:0 = 14 & 15)
The DMA Base Count Registers in the AD1845 simplify integration of the AD1845 in ISA systems. The ISA DMA controller re-
quires an external count mechanism to notify the host CPU via interrupt of a full DMA buffer. The programmable DMA Base
Count Registers will allow such interrupts to occur.
The Base Count Registers contain the number of samples to be transferred before an interrupt is generated on the interrupt (INT)
pin. To load, first write a value to the Lower Base Count Register. Writing a value to the Upper Base Register will cause both Base
Count Registers to load into the Current Count Register. Once AD1845 transfers are enabled, each sample transferred causes the
Current Count Register to decrement until zero count is reached. The next sample after zero will generate the interrupt and reload
the Current Count Register with the values in the Base Count Registers. The interrupt is cleared by a write to the Status Register.
The Host Interrupt Pin (INT) will go HI during the sample period in which the Current Count Register underflows.
When using the AD1845 in MODE1 (AD1848 compatible), the Current Count Register is decremented every sample period when
either the PEN or CEN bit is enabled. The Current Count Register is decremented in both PIO and DMA data transfer modes.
Interrupt conditions are generated by Current Count Register underflows in both PIO and DMA transfers.
Program maximum value to the Upper Base Count Register to avoid receiving DMA count interrupts while operating in PIO mode.
By enabling MODE2, the AD1845 Expanded Mode, the playback counter is only decremented when a playback sample transfer occurs.
UB7:0
This register’s initial state after reset is “ 0000 0000.”
Digital Mix/Attenuation Control Register (IXA3:0 = 13)
Upper Base Count Register (IXA3:0 = 14)
IXA3:0
IXA3:0
13
14
When the AD1845 is initialized, the MODE2 bit is set to 0, LO, and the AD1845 is register set compatible with
the AD1848 and the AD1846. Setting the MODE2 bit to 1, HI, enables access to the indirect registers 16
through 31 which controls the AD1845 Expanded Mode of operation.
0
1
Manufacturer ID Bit. This bit is set to 1.
Digital Mix Enable. This bit will enable the digital mix of the ADC’s output with the DAC’s input. When en-
abled, the data from the ADCs are digitally mixed with other data being delivered to the DACs regardless of
whether or not playback is enabled (PEN = 1). If capture is enabled (CEN = 1) and there is a capture overrun
(COR), then the last sample captured before overrun will be used for the digital mix. If playback is enabled
(PEN = 1) and there is a playback underrun (PUR), then a midscale zero will be added to the digital mix data if
DACZ = 1, otherwise, the last valid sample will be repeated.
0
1
Reserved for future expansion. Always write a zero to this bit.
Digital Mix Attenuation. These bits determine the attenuation of the ADC data that is mixed with the DAC in-
put. Each attenuate step is –1.5 dB ranging from 0 dB to –94.5 dB.
Upper Base Count. This byte is the upper byte of the base count register containing the eight most significant bits
of the 16-bit base register. Reads from this register return the same value which was written. The current count
contained in the counters can not be read.
Data 7
DMA5
Data 7
UB7
MODE1: AD1848, AD1846, and CS4248 mode
MODE2: AD1845 enhanced feature mode
Digital mix disabled (muted)
Digital mix enabled
Data 6
DMA4
Data 6
UB6
Data 5
DMA3
Data 5
UB5
–22–
Data 4
DMA2
Data 4
UB4
Data 3
DMA1
Data 3
UB3
Data 2
DMA0
Data 2
UB2
Data 1
Data 1
UB1
res
Data 0
Data 0
DME
UB0
REV. C

Related parts for AD1845JP