AD1885JST-REEL Analog Devices Inc, AD1885JST-REEL Datasheet
AD1885JST-REEL
Specifications of AD1885JST-REEL
Available stocks
Related parts for AD1885JST-REEL
AD1885JST-REEL Summary of contents
Page 1
AD1885 MIC1 0dB/ 20dB MIC2 LINE AUX CD VIDEO PHONE_IN MONO_OUT MMV HV HP_OUT_L MV LINE_OUT_L LINE_OUT_R MV HV HP_OUT_R PC_BEEP SoundPort is a registered trademark and PHAT is a trademark of Analog Devices, Inc. FUNCTIONAL BLOCK DIAGRAM ID0 ...
Page 2
AD1885–SPECIFICATIONS STANDARD TEST CONDITIONS UNLESS OTHERWISE NOTED Temperature Digital Supply ( Analog Supply ( Sample Rate ( Input Signal Analog Output Passband ANALOG INPUT Parameter Input Voltage (RMS Values Assume Sine Wave Input) LINE_IN, ...
Page 3
DIGITAL DECIMATION AND INTERPOLATION FILTERS Parameter Passband Passband Ripple Transition Band Stopband Stopband Rejection Group Delay Group Delay Variation Over Passband ANALOG-TO-DIGITAL CONVERTERS Parameter Resolution Total Harmonic Distortion (THD Dynamic Range (–60 dB Input THD+N Referenced to Full Scale, A-Weighted) ...
Page 4
AD1885–SPECIFICATIONS STATIC DIGITAL SPECIFICATIONS Parameter High-Level Input Voltage (V ): Digital Inputs IH Low-Level Input Voltage ( High-Level Output Voltage ( Low-Level Output Voltage ( Input Leakage ...
Page 5
TIMING PARAMETERS (GUARANTEED OVER OPERATING TEMPERATURE RANGE) Parameter RESET Active Low Pulsewidth RESET Inactive to BIT_CLK Startup Delay SYNC Active High Pulsewidth SYNC Low Pulsewidth SYNC Inactive to BIT_CLK Startup Delay BIT_CLK Frequency BIT_CLK Period BIT_CLK Output Jitter BIT_CLK High ...
Page 6
AD1885 t RST_LOW t RST2CLK RESET BIT_CLK t t SYNC_HIGH RST2CLK SYNC BIT_CLK t CLK_LOW BIT_CLK t CLK_HIGH t CLK_PERIOD t SYNC_LOW SYNC t SYNC_HIGH t SYNC_PERIOD t SETUP BIT_CLK SYNC SDATA_OUT t HOLD BIT_CLK t t RISECLK FALLCLK SYNC ...
Page 7
... Although the AD1885 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Max Unit Model +3.6 V AD1885JST +6.0 V ± Thin Quad Flatpack 0 ...
Page 8
AD1885–SPECIFICATIONS Digital I/O Pin Name LQFP XTL_IN 2 XTL_OUT 3 SDATA_OUT 5 BIT_ CLK 6 SDATA_IN 8 SYNC 10 RESET 11 CHIP SELECTS Pin Name LQFP ID0 45 ID1 46 JACK SENSES/EAPD/GENERAL-PURPOSE DIGITAL OUTPUTS These signals can sense the presence ...
Page 9
Filter/Reference These signals are connected to resistors, capacitors, or specific voltages. Pin Name LQFP V 27 REF V 28 REFOUT AFILT1 29 AFLIT2 30 FILT_R 31 FILT_L 32 RX3D 33 CX3D 34 Power and Ground Signals Pin Name LQFP DV ...
Page 10
AD1885 PRODUCT OVERVIEW The AD1885 Codec meets the Audio Codec ’97 2.1 Extensions, adding support for multiple Codecs and variable sample rates. In addition, the AD1885 SoundPort Codec is designed to meet all requirements of the Audio Codec ’97, Component ...
Page 11
Reg Num Name D15 D14 00h Reset X SE4 02h Master Volume MM X 04h Headphones Volume HPM X 06h Master Volume Mono MMM X 08h Reserved X X 0Ah PC Beep Volume PCM X 0Ch Phone In Volume PHM ...
Page 12
AD1885 Reset (Index 00h ...
Page 13
Headphones Volume Registers (Index 04h ...
Page 14
AD1885 Phone Volume (Index 0Ch ...
Page 15
Video Volume (Index 14h ...
Page 16
AD1885 Record Select Control Register (Index 1Ah ...
Page 17
General-Purpose Register (Index 20h ...
Page 18
AD1885 Subsection Ready Register (Index 26h ...
Page 19
Extended Audio Status and Control Register (Index 2Ah ...
Page 20
AD1885 JS0_OE Enables JS0 pin as a general-purpose output. JS1_OE Enables JS1 pin as a general-purpose output. JS0PUDIS Setting the JS0PUDIS bit disables the JS0 pin internal pull-up. JS1PUDIS Setting the JS1PUDIS bit disables the JS1 pin internal pull-up. JS0_OUT ...
Page 21
Sample Rate 0 (Index 78h ...
Page 22
AD1885 APPLICATIONS CIRCUITS The AD1885 has been designed to require a minimum amount of external circuitry. The recommended applications circuits are shown in Figures 9–18. Reference designs for the AD1885 are available and may be obtained by contacting your local ...
Page 23
JACK SENSE OPERATION The AD1885 features two Jack Sense pins (JS0 and JS1) that can be used to automatically mute the LINE_OUT and/or MONO_OUT audio outputs. When the Jack Sense pins are connected to the output jacks, the AD1885 can ...
Page 24
AD1885 NOTE: LOCATE R1 AND C1 CLOSE TO CODEC. TO CODEC JS1 (PIN 48) FROM CODEC HP_OUT_R (PIN 41) FROM CODEC HP_OUT_L (PIN 39) LINE_ OUT Jack Although not shown LINE_OUT jack is used and the jack sense ...
Page 25
MICROPHONE CONNECTIONS The AD1885 contains an internal microphone preamp with 20 dB gain; in most cases a direct microphone connection as shown in Figure 14 is adequate. If the microphone level is too low, an external preamp can be added ...
Page 26
AD1885 PC_BEEP INPUT CONNECTIONS The recommended PC_BEEP input circuit is shown below. Under most cases the PC_BEEP signal should be attenuated, filtered and then ac-coupled into the Codec. PC_BEEP (FROM ICH) GROUNDING AND LAYOUT To reduce noise and emissions, Analog ...
Page 27
OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 48-Lead Thin Plastic Quad Flatpack (LQFP) (ST-48) 0.063 (1.60) MAX 0.354 (9.00) BSC 0.030 (0.75) 0.057 (1.45) 0.276 (7.0) BSC 0.030 (0.75) 0.018 (0.45) 0.053 (1.35) 0.018 (0.45 SEATING PLANE ...