IC CODEC STEREO 5V 16BIT 68PLCC

AD1845JPZ

Manufacturer Part NumberAD1845JPZ
DescriptionIC CODEC STEREO 5V 16BIT 68PLCC
ManufacturerAnalog Devices Inc
TypeStereo Audio
AD1845JPZ datasheet
 


Specifications of AD1845JPZ

Resolution (bits)16 bNumber Of Adcs / Dacs2 / 2
Sigma DeltaYesDynamic Range, Adcs / Dacs (db) Typ81 / 82
Voltage - Supply, Analog4.75 V ~ 5.25 VVoltage - Supply, Digital4.75 V ~ 5.25 V
Operating Temperature0°C ~ 70°CMounting TypeSurface Mount
Package / Case68-PLCCSingle Supply Voltage (typ)5V
Single Supply Voltage (min)4.75VSingle Supply Voltage (max)5.25V
Package TypePLCCLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Page 15/40

Download datasheet (334Kb)Embed
PrevNext
Status Register (ADR1:0 = 2)
ADR1:0
Data 7
Data 6
2
CU/L
INT
Interrupt Status. This sticky bit (the only one) indicates the status of the interrupt logic of the AD1845. This bit
is cleared by any host write of any value to this register. The IEN bit of the Pin Control Register determines
whether the state of this bit is reflected on the INT pin of the AD1845. The only interrupt conditions supported
by the AD1845 are generated by the underflow of the DMA Current Count Register or the Timer Registers. The
Timer Register operates at a 10 s resolution. Clearing INT requires a 10 s wait. If an immediate clearing of a TI
condition is desired, clear the TE bit to remove the timer interrupt.
0
Interrupt pin inactive
1
Interrupt pin active
PRDY
Playback Data Register Ready. The PIO or DMA Playback Data Register is ready for more data. This bit is intended
to be used when direct programmed I/O data transfers are desired; however, it is also valid for DMA transfers.
This bit is read-only.
0
DAC data is still valid. Do not overwrite.
1
DAC data is stale. Ready for next host data write value.
PL/R
Playback Left/Right Sample. This bit indicates whether the PIO or DMA playback data needed is for the right
channel DAC or left channel DAC. This bit is read-only.
0
Right channel needed
1
Left channel or mono
PU/L
Playback Upper/Lower Byte. This bit indicates whether the PIO or DMA playback data needed is for the upper or
lower byte of the channel. This bit is read-only.
0
Lower byte needed
1
Upper byte needed or any 8-bit mode
SOUR
Sample Over/Underrun. This bit indicates that the most recent sample was not serviced in time and therefore
either a capture overrun (COR) or playback underrun (PUR) has occurred. The bit indicates an overrun for ADC
capture and an underrun for DAC playback. If both capture and playback are enabled, the source that set this bit
can be determined by reading COR and PUR. This bit changes on a sample by sample basis. This bit is read-only.
CRDY
Capture Data Ready. The PIO Capture Data Register contains data ready for reading by the host. This bit
should only be used when direct programmed I/O data transfers are desired. This bit is read-only.
0
ADC data is stale. Do not reread the information.
1
ADC data is fresh. Ready for next host data read.
CL/R
Capture Left/Right Sample. This bit indicates whether the PIO capture data waiting is for the right channel ADC
or left channel ADC. This bit is read-only.
0
Right channel
1
Left channel or mono
CU/L
Capture Upper/Lower Byte. This bit indicates whether the PIO capture data ready is for the upper or lower byte
of the channel. This bit is read-only.
0
Lower byte ready
1
Upper byte ready or any 8-bit mode
The PRDY, CRDY, and INT bits of this status register can change asynchronously to host accesses. The host may access this regis-
ter while the bits are transitioning. The host read may return a zero value just as these bits are changing, for example. A one value
would not be read until the next host access.
While the FIFOs have multiple samples available for transfer, the CRDY and PRDY status bits for consecutive samples are approxi-
mately 320 ns–600 ns apart.
This register’s initial state after reset is “1100 1100.”
REV. C
Data 5
Data 4
Data 3
CL/R
CRDY
SOUR
PU/L
–15–
AD1845
Data 2
Data 1
Data 0
PL/R
PRDY
INT