IC CODEC STEREO 5V 16BIT 68PLCC

AD1845JPZ

Manufacturer Part NumberAD1845JPZ
DescriptionIC CODEC STEREO 5V 16BIT 68PLCC
ManufacturerAnalog Devices Inc
TypeStereo Audio
AD1845JPZ datasheet
 


Specifications of AD1845JPZ

Resolution (bits)16 bNumber Of Adcs / Dacs2 / 2
Sigma DeltaYesDynamic Range, Adcs / Dacs (db) Typ81 / 82
Voltage - Supply, Analog4.75 V ~ 5.25 VVoltage - Supply, Digital4.75 V ~ 5.25 V
Operating Temperature0°C ~ 70°CMounting TypeSurface Mount
Package / Case68-PLCCSingle Supply Voltage (typ)5V
Single Supply Voltage (min)4.75VSingle Supply Voltage (max)5.25V
Package TypePLCCLead Free Status / RoHS StatusLead free / RoHS Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
Page 26/40

Download datasheet (334Kb)Embed
PrevNext
AD1845
TI
Timer Interrupt. This bit indicates that there is an interrupt pending from the timer count registers.
res
Reserved for future expansion. Always write zero to this bit.
Playback, Capture and timer interrupts may be cleared simultaneously by writing to the Status Register. These interrupts may be
cleared individually by writing a “0” to the corresponding bit. Note that the timer interrupt requires a minimum wait period of 10 s
after the interrupt is set and before TI is recognized. Use TE to clear the timer interrupt immediately.
This register’s initial state after reset is “100x x000.”
Revision ID Register (IXA3:0 = 25)
IXA3:0
Data 7
Data 6
25
V2
V2:0
Version Number. Indicates the version of the AD1845.
res
Reserved for future expansion. Always write zeros to these bits.
CID2:0
Chip ID Number.
This register’s initial state after reset is “x000 0000.”
Mono Control Registers (IXA3:0 = 26)
IXA3:0
Data 7
Data 6
26
MIM
MIA3:0
Mono Input Attenuation. The least significant bit represents 3.0 dB attenuation. See Figure 11 to determine
the attenuation.
res
Reserved for future expansion. Always write zeros to these bits.
MOM
Mono Output Mute. M_OUT is muted by setting MOM to 1.
0
Mono output not muted
1
Mono output muted
MIM
Mono Input Mute. M_IN is muted by setting MIM to 1.
0
Mono input not muted
1
Mono input muted
This register’s initial state after reset is “00xx 0011.”
MIA3
MIA2
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
1
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1
Data 5
Data 4
Data 3
V1
V0
res
Data 5
Data 4
Data 3
MOM
res
res
MIA3
MIA1
MIA0
0
0
0
1
1
0
1
1
0
0
0
1
1
0
1
1
0
0
0
1
1
0
1
1
0
0
0
1
1
0
1
1
Figure 11. Mono Attenuation
–26–
Data 2
Data 1
Data 0
res
CID2
CID1
CID0
Data 2
Data 1
Data 0
MIA2
MIA1
MIA0
MONO Attenuation
0.0 dB
–3.0 dB
–6.0 dB
–9.0 dB
–12.0 dB
–15.0 dB
–18.0 dB
–21.0 dB
–24.0 dB
–27.0 dB
–30.0 dB
–33.0 dB
–36.0 dB
–39.0 dB
–42.0 dB
–45.0 dB
REV. C