DS2143QN Maxim Integrated Products, DS2143QN Datasheet
DS2143QN
Specifications of DS2143QN
Available stocks
Related parts for DS2143QN
DS2143QN Summary of contents
Page 1
FEATURES E1/ISDN-PRI framing transceiver Frames to CAS, CCS, and CRC4 formats Parallel control port Onboard two frame elastic store slip buffer Extracts and inserts CAS signaling bits Programmable output clocks for fractional E1 links, DS0 loopbacks, and drop and ...
Page 2
These internal registers are used to configure the device and obtain information from the E1 link. The device fully meets the latest E1 specifications, including CCITT G.704, G.706, and G.732. 1.0 INTRODUCTION The DS2143 E1 ...
Page 3
DS2143 FEATURES Parallel control port Onboard two-frame elastic store CAS signaling bit extraction and insertion Fully independent transmit and receive sections Full alarm detection Full access to Si and Sa bits Loss of transmit clock detection HDB3 coder/decoder Full transmit ...
Page 4
PIN DESCRIPTION Table 1 PIN SYMBOL TYPE 1 TCLK I 2 TSER I 3 TCHCLK O 4 TPOS O 5 TNEG 6-13 AD0-AD7 I/O 14 BTS (DS ALE(AS (R/ ...
Page 5
PIN SYMBOL TYPE 29 LI_SDI O 30 LI_CLK LI_ CS 32 RCHBLK O 33 TCHBLK 34 RLOS/LOTC INT2 36 O INT1 37 TLCLK O 38 TLINK I 39 TSYNC I/O 40 VDD - DESCRIPTION ...
Page 6
DS2143 REGISTER MAP ADDRESS HEX R 00000000 00 R Bipolar Violation Count Register 1. 00000001 01 R Bipolar Violation Count Register 2. 00000010 02 R CRC4 Count Register 1. 00000011 03 R CRC4 Count Register 2. 00000100 ...
Page 7
ADDRESS HEX R 00101110 2E R/W Receive Channel Blocking Register 4. 00110000 30 R Receive Signaling Register 1. 00110001 31 R Receive Signaling Register 2. 00110010 32 R Receive Signaling Register 3. 00110011 33 R Receive Signaling ...
Page 8
ADDRESS HEX R 01001101 4D R/W Transmit Signaling Register 14. 01001110 4E R/W Transmit Signaling Register 15. 01001111 4F R/W Transmit Signaling Register 16. Note: All values indicated within the Address column are hexadecimal. 2.0 PARALLEL PORT ...
Page 9
RCR1: RECEIVE CONTROL REGISTER 1 (Address=10 Hex) (MSB) RSMF RSM RSIO SYMBOL POSITION RSMF RCR1.7 RSM RCR1.6 RSIO RCR1.5 - RCR1.4 - RCR1.3 FRC RCR1.2 SYNCE RCR1.1 RESYNC RCR1 FRC NAME AND DESCRIPTION RSYNC Multiframe Function. Only used ...
Page 10
SYNC/RESYNC CRITERIA Table 2 FRAME OR MULTIFRAME SYNC CRITERIA LEVEL FAS FAS present in frames N and and FAS not present in frame CRC4 Two valid MF alignment words found within 8 ms. CAS ...
Page 11
TCR1: TRANSMIT CONTROL REGISTER 1 (Address=12 Hex) (MSB) ODF TFPT T16S SYMBOL POSITION ODF TCR1.7 TFPT TCR1.6 T16S TCR1.5 TUA1 TCR1.4 TSiS TCR1.3 TSA1 TCR1.2 TSM TCR1.1 TSIO TCR1.0 TUA1 TSiS TSA1 NAME AND DESCRIPTION Output Data Format ...
Page 12
TCR2: TRANSMIT CONTROL REGISTER 2 (Address=13 Hex) (MSB) Sa8S Sa7S Sa6S SYMBOL POSITION Sa8S TCR2.7 Sa7S TCR2.6 Sa6S TCR2.5 Sa5S TCR2.4 Sa4S TCR2.3 - TCR2.2 AEBE TCR2.1 P34F TCR2.0 Sa5S Sa4S NAME AND DESCRIPTION Sa8 Bit Select. Set to 1 ...
Page 13
CCR: COMMON CONTROL REGISTER (Address=14 Hex) (MSB) LLB THDB3 TG802 SYMBOL POSITION LLB CCR.7 THDB3 CCR.6 TG802 CCR.5 TCRC4 CCR.4 RSM CCR.3 RHDB3 CCR.2 RG802 CCR.1 RCRC4 CCR.0 LOCAL LOOPBACK When CCR.7 is set the DS2143 will ...
Page 14
STATUS AND INFORMATION REGISTERS There is a set of four registers that contain information on the current real time status of the DS2143: Status Register 1 (SR1), Status Register 2 (SR2), Receive Information Register (RIR), and Synchronizer Status Register ...
Page 15
RIR: RECEIVE INFORMATION REGISTER (Address=08 Hex) (MSB SYMBOL POSITION - RIR.7 - RIR.6 - RIR.5 ESF RIR.4 ESE RIR.3 - RIR.2 FASRC RIR.1 CASRC RIR.0 - ESF ESE NAME AND DESCRIPTION Not Assigned. Could be any value when ...
Page 16
SSR: SYNCHRONIZER STATUS REGISTER (Address=1E Hex) (MSB) CSC5 CSC4 CSC3 SYMBOL POSITION CSC5 SSR.7 CSC4 SSR.6 CSC3 SSR.5 CSC2 SSR.4 CSC1 SSR.3 FASSA SSR.2 CASSA SSR.1 CRC4SA SSR.0 CRC4 SYNC COUNTER The CRC4 Sync Counter increments each time the 8ms ...
Page 17
SR1: STATUS REGISTER 1 (Address=06 Hex) (MSB) RSA1 RDMA RSA0 SYMBOL POSITION RSA1 SR1.7 RDMA SR1.6 RSA0 SR1.5 SLIP SR1.4 RUA1 SR1.3 RRA SR1.2 RCL SR1.1 RLOS SR1.0 SLIP RUA1 RRA NAME AND DESCRIPTION Receive Signaling All 1s. Set when ...
Page 18
ALARM CRITERIA Table 2 ALARM SET CRITERIA RSA1 over 16 consecutive frames (receive signaling (one full MF) timeslot 16 all 1s) contains less than 3 0s RSA0 over 16 consecutive frames (receive signaling (one full MF) timeslot 16 all 0s) ...
Page 19
SR2: STATUS REGISTER 2 (Address=07 Hex) (MSB) RMF RAF TMF SYMBOL POSITION RMF SR2.7 RAF SR2.6 TMF SR2.5 SEC SR2.4 TAF SR2.3 LOTC SR2.2 RCMF SR2.1 LORC SR2.0 SEC TAF LOTC NAME AND DESCRIPTION Receive CAS Multiframe. Set every 2 ...
Page 20
IMR1: INTERRUPT MASK REGISTER 1 (Address=16 Hex) (MSB) RSA1 RDMA RSA0 SYMBOL POSITION RSA1 IMR1.7 RDMA IMR1.6 RSA0 IMR1.5 SLIP IMR1.4 RUA1 IMR1.3 RRA IMR1.2 RCL IMR1.1 RLOS IMR1.0 SLIP RUA1 RRA NAME AND DESCRIPTION Receive Signaling All 1s. 0 ...
Page 21
IMR2: INTERRUPT MASK REGISTER 2 (Address=17 Hex) (MSB) RMF RAF TMF SYMBOL POSITION RMF IMR2.7 RAF IMR2.6 TMF IMR2.5 SEC IMR2.4 TAF IMR2.3 LOTC IMR2.2 RCMF IMR2.1 LORC IMR2.0 5.0 ERROR COUNT REGISTERS There are a set of three counters ...
Page 22
BPVCR1: UPPER BIPOLAR VIOLATION COUNT REGISTER 1 (Address=00 Hex) BPVCR2: LOWER BIPOLAR VIOLATION COUNT REGISTER 2 (Address=01 Hex) (MSB) BV7 BV6 BV5 BV15 BV14 BV13 SYMBOL POSITION BV15 BPVCR1.7 BV0 BPVCR2.0 Bipolar Violation Count Register 1 (BPVCR1) is the most ...
Page 23
EBCR1: E-BIT COUNT REGISTER 1 (Address=04 Hex) EBCR2: E-BIT COUNT REGISTER 2 (Address=05 Hex) (MSB) EB7 EB6 EB5 EB15 EB14 EB13 SYMBOL POSITION EB15 EBCR1.7 EB0 EBCR2.0 E-bit Count Register 1 (EBCR1) is the most significant word and EBCR2 is ...
Page 24
RS1 TO RS16: RECEIVE SIGNALING REGISTERS (Address= Hex) (MSB A(1) B(1) C(1) A(2) B(2) C(2) A(3) B(3) C(3) A(4) B(4) C(4) A(5) B(5) C(5) A(6) B(6) C(6) A(7) B(7) C(7) A(8) B(8) C(8) A(9) B(9) ...
Page 25
TS1 TO TS16: TRANSMIT SIGNALING REGISTERS (Address= Hex) (MSB A(1) B(1) C(1) A(2) B(2) C(2) A(3) B(3) C(3) A(4) B(4) C(4) A(5) B(5) C(5) A(6) B(6) C(6) A(7) B(7) C(7) A(8) B(8) C(8) A(9) B(9) ...
Page 26
TIR1/TIR2/TIR3/TIR4: TRANSMIT IDLE REGISTERS (Address= Hex) (MSB) CH8 CH7 CH6 CH16 CH15 CH14 CH24 CH23 CH22 CH32 CH31 CH30 SYMBOL POSITION CH32 TIR4.7 CH1 TIR1.0 TIDR: TRANSMIT IDLE DEFINITION REGISTER (Address=2A Hex) (MSB) TIDR7 TIDR6 TIDR5 SYMBOL POSITION ...
Page 27
RCBR1/RCBR2/RCBR3/RCBR4: RECEIVE CHANNEL BLOCKING REGISTERS (Address= Hex) (MSB) CH8 CH7 CH6 CH16 CH15 CH14 CH24 CH23 CH22 CH32 CH31 CH30 SYMBOL POSITION CH32 RCBR4.7 CH1 RCBR1.0 TCBR1/TCBR2/TCBR3/TCBR4: TRANSMIT CHANNEL BLOCKING REGISTERS (Address= Hex) (MSB) CH8 CH7 ...
Page 28
ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION The DS2143 provides for access to both the Additional (Sa) and International (Si) bits. On the receive side, the RAF and RNAF registers will always report the data as it received in ...
Page 29
RNAF: RECEIVE NON-ALIGN FRAME REGISTER (Address=1F Hex) (MSB SYMBOL POSITION Si RNAF.7 1 RNAF.6 A RNAF.5 Sa4 RNAF.4 Sa5 RNAF.3 Sa6 RNAF.2 Sa7 RNAF.1 Sa8 RNAF.0 TAF: TRANSMIT ALIGN FRAME REGISTER (Address=20 Hex) (MSB SYMBOL POSITION ...
Page 30
TNAF: TRANSMIT NON-ALIGN FRAME REGISTER (Address=21 Hex) (MSB SYMBOL POSITION Si TNAF.7 1 TNAF.6 A TNAF.5 Sa4 TNAF.4 Sa5 TNAF.3 Sa6 TNAF.2 Sa7 TNAF.1 Sa8 TNAF.0 12.0 LINE INTERFACE CONTROL FUNCTION The DS2143 can control line interface units ...
Page 31
TIMING DIAGRAMS RECEIVE SIDE TIMING NOTES: 1. RSYNC in the frame mode (RCR1.6=0). 2. RSYNC in the multiframe mode (RCR1.6=1). 3. RLCLK is programmed to output just the Sa4 bit. 4. RLINK will always output all 5 Sa bits ...
Page 32
RECEIVE SIDE 2.048 MHZ BOUNDARY TIMING (WITH ELASTIC STORE ENABLED) NOTES: 1. RSYNC is in the output mode (RCR1.5=0). 2. RSYNC is in the input mode (RCR1.5=1). 3. RCHBLK is programmed to block channel 1. RECEIVE SIDE BOUNDARY TIMING (WITH ...
Page 33
G.802 TIMING NOTE: 1. RCHBLK/TCHBLK is programmed to pulse high during timeslots 25, during bit 1 of timeslot 26. TRANSMIT SIDE BOUNDARY TIMING NOTES: 1. There TCLK delay from TSER to TPOS, ...
Page 34
TRANSMIT SIDE TIMING NOTES: 1. TSYNC in the frame mode (TCR1.1=0). 2. TSYNC in the multiframe mode (TCR1.1=1). 3. TLINK is programmed to source only the Sa4 bit. 4. This diagram assumes both the CAS MF and the CRC4 begin ...
Page 35
DS2143 SYNCHRONIZATION FLOWCHART DS2143/DS2143Q ...
Page 36
DS2143 TRANSMIT DATA FLOW DS2143/DS2143Q ...
Page 37
ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature * This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the ...
Page 38
AC CHARACTERISTICS - PARALLEL PORT PARAMETER Cycle Time Pulse Width, DS Low or High RD Pulse Width, DS High or Low RD Input Rise/Fall Times R/ Hold Time W R/ Setup Time Before DS High W Setup Time Before DS, ...
Page 39
INTEL WRITE AC TIMING INTEL READ AC TIMING MOTOROLA AC TIMING DS2143/DS2143Q ...
Page 40
AC CHARACTERISTICS - TRANSMIT SIDE PARAMETER TCLK Period TCLK Pulse Width TSER, TSYNC, TLINK Setup to TCLK Falling TSER, TLINK Hold from TCLK Falling TCLK Rise/Fall Times Data Delay TSYNC Pulse Width AC CHARACTERISTICS - RECEIVE SIDE PARAMETER RCLK and ...
Page 41
TRANSMIT SIDE AC TIMING NOTES: 1. TSYNC is in the output mode (TCR1.0=1). 2. TSYNC is in the input mode (TCR1.0=0 timing relationship between TSYNC and TLCLK/TLINK is implied DS2143/DS2143Q ...
Page 42
RECEIVE SIDE AC TIMING NOTES: 1. RSYNC is in the output mode (RCR1.5=0). 2. RSYNC is in the input mode (RCR1.5=1 timing relationship between RSYNC and RLCLK/RLINK is implied DS2143/DS2143Q ...
Page 43
DS2143 E1 CONTROLLER (600 MIL) 40-PIN DIP INCHES DIM MIN MAX A 2.040 2.070 B 0.530 0.560 C 0.145 0.155 D 0.600 0.625 E 0.015 0.040 F 0.120 0.140 G 0.090 0.110 H 0.625 0.675 J 0.008 0.012 K 0.015 ...
Page 44
DS2143 E1 CONTROLLER 44-PIN PLCC NOTE1: PIN 1 IDENTIFIER TO BE LOCATED IN ZONE INDICATED. INCHES DIM MIN MAX A 0.165 0.180 A1 0.090 0.120 A2 0.020 - B 0.026 0.033 B1 0.013 0.021 C 0.009 0.012 CH1 0.042 0.048 ...