FAN5071M Fairchild Semiconductor, FAN5071M Datasheet
FAN5071M
Specifications of FAN5071M
Available stocks
Related parts for FAN5071M
FAN5071M Summary of contents
Page 1
... FAN5069MTCX -10°C to +85°C FAN5069EMTCX -40°C to +85°C Note: Contact Fairchild sales for availability of other package options. © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 Description The FAN5069 combines a high-efficiency Pulse-Width- Modulated (PWM) controller and an LDO (Low DropOut) linear regulator controller. Synchronous rectification pro- vides high efficiency over a wide range of load currents ...
Page 2
... Typical Application R VCC +12V + PWM OUT Q3 R7 LDO OUT FBLDO C8 R6 © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 VCC FAN5069 ILIM 3 10 PWM R( AGND GLDO 6 16 ULDO CONTROL 1 5 Figure 1. Typical Application Diagram 24V R8 R(RAMP) BOOT HDRV PWM OUT L1 SW ...
Page 3
... This pin has a shunt regulator which draws current when the input voltage is above 5.6V. 16 GLDO Gate Drive for the LDO. Turned off (low) until SS is greater than 2.2V. © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 FBLDO 1 GLDO ...
Page 4
... Recommended Operating Conditions Symbol Parameter V Supply Voltage CC T Ambient Temperature A T Junction Temperature J © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 (1) Parameter Continuous Transient (t < 50nS, F < 500kHz) HBM CDM Parameter = 25° strong function of PCB material, board thickness, thickness and ...
Page 5
... FB Pin Source Current FB Gate Drive R HDRV Pull-up Resistor HUP R HDRV Pull-down Resistor HDN R LDRV Pull-up Resistor LUP R LDRV Pull-down Resistor LDN © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 = 25°C, using circuit in Figure 1. A Conditions HDRV, LDRV Open 5.0V 20nC 200kHz ...
Page 6
... For a case when V is higher than the typical regulator is sinking current to keep voltage on VCC pin constant. 7. Test Conditions 1.5V and V LDO_IN © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 (Continued) = 25°C, using circuit in Figure 1. A Conditions set point; 2μS noise fil- ter set point ...
Page 7
... Typical Performance Characteristics Figure 3. Dead Time Waveform Figure 4. PWM Load Transient (0 to 5A) Figure 5. PWM Load Transient (0 to 10A) © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 Figure 6. PWM Load Transient (0 to 15A) Figure 7. LDO Load Transient (0 to 2A) Figure 8. LDO Load Transient (0 to 5A) 7 www ...
Page 8
... Typical Performance Characteristics Figure 9. PWM/LDO Power Up Figure 10. PWM/LDO Power Down Figure 11. Auto Restart © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 (Continued) Figure 12. Enable ON (I Figure 13. Enable OFF ( 5A) PWM = 5A) PWM www.fairchildsemi.com ...
Page 9
... INPUT VOLTAGE (V) Figure 15. LDO Line Regulation PWM Load Regulation (V 1.510 1.505 1.500 1.495 1.490 LOAD CURRENT (A) Figure 16. PWM Load Regulation © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 (Continued) = 1.5V) OUT 1.210 1.205 I = 10A L 1.200 1.195 1.190 14 16 ...
Page 10
... V shown in Figure 1. The internal shunt regulator at the VCC pin is capable of sinking 150mA of current to ensure that the controller’s internal V 5.6V maximum. © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 Internal Vcc 5.6V Max. Internal Boot Diode ...
Page 11
... The FAN5069 provides for input voltage feed-forward compensation through R . The value of R RAMP tively changes the slope of the internal ramp, minimizing the variation of the PWM modulator gain when input volt- © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 age varies. The R RAMP limit, as can be seen in the R R ...
Page 12
... GND, the power supply is in Auto Restart mode. The table below describes the rela- tionship between PWM restart and setting on EN pin. Do not leave the EN pin open without any capacitor. © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 EN Pin Pull to GND ...
Page 13
... Lower inductor values pro- duce better transient response, but result in higher ripple and lower efficiency due to high RMS currents. Optimum minimum inductance value enables the converter to © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 operate at the boundary of continuous and discontinuous conduction modes. ...
Page 14
... TH Q G(SW Figure 22. Switching Losses and Q © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 The upper graph in Figure 22 represents Drain-to- Source Voltage (V The lower graph details Gate-to-Source Voltage (V vs. time with a constant current charging the gate. The x- axis is representative of Gate Charge ( and it controls t1, t2, and t4 timing ...
Page 15
... SW node and the source of the low- side MOSFET RAMP Ramp Generator Figure 24. Closed-Loop System with Type-3 Network © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 R-C components for the snubber are selected as follows: (EQ. 14) a) Measure the SW node ringing frequency (F low capacitance scope probe Connect a capacitor (C so that it reduces this ringing by half ...
Page 16
... © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 For further information about Type-2 compensation networks, refer to: ■ Venable, H. Dean, "The K factor: A new mathematical tool for stability analysis and synthesis,” Proceedings of Powercon, March 1983. Note: For critical applications requiring wide loop bandwidth using very low ESR output capacitors, use Type-3 compensation ...
Page 17
... – --------------------------------------------------------------- - 2 π × × × × cross ------------------------------------------------- - 2 π × × × cross ----------------- - ( ) K 1 – © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 1 π C × × ---------------------------------------------------------- - L ⎛ ⎞ e × π × × ------ - ⎝ ⎠ ⎛ ⎞ × ------------ ------------------- - + ------ - ⎝ ...
Page 18
... AN-6010 and AN-6005 can be downloaded from www.fairchildsemi.com/apnotes/. © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 Layout Considerations The switching power converter layout needs careful attention and is critical to achieving low losses and clean and stable operation ...
Page 19
... Resistor, 243K, 1%, 1/16W Resistor,453K, 1%, 1/16W Resistor,10K, 1%, 1/16W Resistor, 4.99K, 1%, 1/16W Resistor, 220Ω, 1%, 1/4W Resistor, 5.90K, 1%, 1/16W Resistor, 2.2Ω, 1%, 1/4W Connector Header 0.100 Vertical, Tin - 1 Pin IC, System Regulator, TSSOP16, FSID: FAN5069 © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1 220 ...
Page 20
... Typical Application Board Layout Figure 26. Assembly Diagram Figure 27. Top Layer Figure 28. Mid Layer 1 © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 Figure 29. Mid Layer 2 Figure 30. Bottom Layer 20 www.fairchildsemi.com ...
Page 21
... Mechanical Dimensions Dimensions are in millimeters unless otherwise noted. © 2005 Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 Figure 31. 16-Lead TSSOP 21 www.fairchildsemi.com ...
Page 22
... Fairchild Semiconductor Corporation FAN5069 Rev. 1.1.5 22 www.fairchildsemi.com ...