AD9832BRUZ Analog Devices Inc, AD9832BRUZ Datasheet - Page 20

no-image

AD9832BRUZ

Manufacturer Part Number
AD9832BRUZ
Description
IC DDS 10BIT 25MHZ CMOS 16-TSSOP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9832BRUZ

Resolution (bits)
10 b
Master Fclk
25MHz
Tuning Word Width (bits)
32 b
Voltage - Supply
2.97 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
16-TSSOP
Ic Function
Programmable Waveform Generator IC
Supply Voltage Range
2.97V To 5.5V
Operating Temperature Range
-40°C To +85°C
Digital Ic Case Style
TSSOP
No. Of Pins
16
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-AD9832EBZ - BOARD EVAL FOR AD9832
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9832BRUZ
Manufacturer:
ADI
Quantity:
860
Part Number:
AD9832BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9832BRUZ
Manufacturer:
ADI
Quantity:
15 939
Part Number:
AD9832BRUZ-REEL7
Manufacturer:
KOA
Quantity:
400 000
AD9832
AD9832 TO 68HC11/68L11 INTERFACE
Figure 29 shows the serial interface between the AD9832 and
the 68HC11/68L11 microcontroller. The microcontroller is
configured as the master by setting bit MSTR in the SPCR to 1,
which provides a serial clock on SCK while the MOSI output
drives the serial data line SDATA. Because the microcontroller does
not have a dedicated frame sync pin, the FSYNC signal is derived
from a port line (PC7). The setup conditions for correct operation
of the interface are as follows: SCK idles high between write
operations (CPOL = 0), and data is valid on SCK falling edge
(CPHA = 1). When data is transmitted to the AD9832, the FSYNC
line is taken low (PC7). Serial data from the 68HC11/68L11 is
transmitted in 8-bit bytes with only 8 falling clock edges occurring
in the transmit cycle. Data is transmitted MSB first. To load
data into the AD9832, PC7 is held low after the first 8 bits are
transferred and a second serial write operation is performed to
the AD9832. Only after the second 8 bits have been transferred
should FSYNC be taken high again.
AD9832 TO 80C51/80L51 INTERFACE
Figure 30 shows the serial interface between the AD9832 and
the 80C51/80L51 microcontroller. The microcontroller operates
in Mode 0 so that TXD of the 80C51/80L51 drives SCLK of the
AD9832, while RXD drives the serial data line SDATA. The FSYNC
signal is again derived from a bit programmable pin on the port
(P3.3 being used in the diagram). When data is transmitted to
the AD9832, P3.3 is taken low. The 80C51/80L51 transmits data
in 8-bit bytes; therefore, only 8 falling SCLK edges occur in each
cycle. To load the remaining 8 bits to the AD9832, P3.3 is held
low after the first 8 bits have been transmitted and a second
*ADDITIONAL PINS OMITTED FOR CLARITY.
68HC11/68L11*
Figure 29. 68HC11/68L11 to AD9832 Interface
MOSI
SCK
PC7
FSYNC
SDATA
SCLK
AD9832*
Rev. B | Page 20 of 24
write operation is initiated to transmit the second byte of data.
P3.3 is taken high following the completion of the second write
operation. SCLK should idle high between the two write operations.
The 80C51/80L51 outputs the serial data in a format that has
LSB first. The AD9832 accepts MSB first (the 4 MSBs being the
control information, the next 4 bits being the address, while the
8 LSBs contain the data when writing to a destination register).
Therefore, the transmit routine of the 80C51/80L51 must consider
this format and rearrange the bits so that the MSB is output first.
AD9832 TO DSP56002 INTERFACE
Figure 31 shows the interface between the AD9832 and the
DSP56002. The DSP56002 is configured for normal mode
asynchronous operation with a gated internal clock (SYN = 0,
GCK = 1, SCKD = 1). The frame sync pin is generated internally
(SC2 = 1), the transfers are 16-bits wide (WL1 = 1, WL0 = 0),
and the frame sync signal frames the 16 bits (FSL = 0). The
frame sync signal is available on Pin SC2, but it needs to be
inverted before being applied to the AD9832. The interface to the
DSP56000/DSP56001 is similar to that of the DSP56002.
*ADDITIONAL PINS OMITTED FOR CLARITY.
*ADDITIONAL PINS OMITTED FOR CLARITY.
80C51/80L51*
DSP56002*
Figure 30. 80C51/80L51 to AD9832 Interface
Figure 31. AD9832 to DSP56002 Interface
P3.3
SCK
RxD
STD
TxD
SC2
FSYNC
SDATA
SCLK
FSYNC
SDATA
SCLK
AD9832*
AD9832*

Related parts for AD9832BRUZ