PIC32MX795F512L-80I/PT Microchip Technology Inc., PIC32MX795F512L-80I/PT Datasheet - Page 239

no-image

PIC32MX795F512L-80I/PT

Manufacturer Part Number
PIC32MX795F512L-80I/PT
Description
512KB Flash, 128KB RAM, 80 MHz, USB, ENET, 2xCAN, 8 DMA
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC32MX795F512L-80I/PT

A/d Inputs
16-Channel, 10-Bit
Comparators
2
Eeprom Memory
0 Bytes
Input Output
85
Interface
CAN/I2C/SPI/UART/USB
Memory Type
Flash
Number Of Bits
32
Package Type
100-pin TQFP
Programmable Memory
512K Bytes
Ram Size
128K Bytes
Speed
80 MHz
Temperature Range
–40 to +85 °C
Timers
5-16-bit
Voltage, Range
2.3-3.6 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC32MX795F512L-80I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC32MX795F512L-80I/PT
Manufacturer:
MICROCHIP
Quantity:
100
Part Number:
PIC32MX795F512L-80I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC32MX795F512L-80I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
1 000
Part Number:
PIC32MX795F512L-80I/PT
0
APPENDIX A:
This appendix provides an overview of considerations
for migrating from PIC32MX3XX/4XX devices to the
PIC32MX5XX/6XX/7XX family of devices. The code
developed for the PIC32MX3XX/4XX devices can be
ported to the PIC32MX5XX/6XX/7XX devices after
making the appropriate changes outlined below.
A.1
PIC32MX5XX/6XX/7XX
stopping DMA transfers in Idle mode.
A.2
PIC32MX5XX/6XX/7XX
interrupts for some of the peripheral modules. This
means that the interrupt condition for these peripherals
must be cleared before the interrupt flag can be
cleared.
For example, to clear a UART receive interrupt, the
user application must first read the UART Receive
register to clear the interrupt condition and then clear
the associated UxIF flag to clear the pending UART
interrupt. In other words, the UxIF flag cannot be
cleared by software until the UART Receive register is
read.
TABLE A-1:
© 2010 Microchip Technology Inc.
Input Capture
SPI
UART
ADC
PMP
Module
DMA
Interrupts
PIC32MX3XX/4XX vs. PIC32MX5XX/6XX/7XX INTERRUPT IMPLEMENTATION
DIFFERENCES
To clear an interrupt source, read the Buffer Result (ICxBUF) register to obtain the number of
capture results in the buffer that are below the interrupt threshold (specified by ICI<1:0> bits).
Receive and transmit interrupts are controlled by the SRXISEL<1:0> and STXISEL<1:0> bits,
respectively. To clear an interrupt source, data must be written to, or read from, the SPIxBUF
register to obtain the number of data to receive/transmit below the level specified by the
SRXISEL<1:0> and STXISEL<1:0> bits.
TX interrupt will be generated as soon as the UART module is enabled.
Receive and transmit interrupts are controlled by the URXISEL<1:0> and UTXISEL<1:0> bits,
respectively. To clear an interrupt source, data must be read from, or written to, the UxRXREG or
UxTXREG registers to obtain the number of data to receive/transmit below the level specified by
the URXISEL<1:0> and UTXISEL<1:0> bits.
All samples must be read from the result registers (ADC1BUFx) to clear the interrupt source.
To clear an interrupt source, read the Parallel Master Port Data Input/Output (PMDIN/PMDOUT)
register.
MIGRATING FROM
PIC32MX3XX/4XX TO
PIC32MX5XX/6XX/7XX
DEVICES
devices
devices
do
have
not
persistent
support
Interrupt Implementation
Table A-1
interrupts
PIC32MX5XX/6XX/7XX
devices.
In addition, on the SPI module, the IRQ numbers for the
receive done interrupts were changed from 25 to 24
and the transfer done interrupts were changed from 24
to 25.
PIC32MX5XX/6XX/7XX
outlines the peripherals and associated
that
are
implemented
versus
PIC32MX3XX/4XX
DS61156F-page 239
differently
on

Related parts for PIC32MX795F512L-80I/PT