PIC10F206-I/P Microchip Technology Inc., PIC10F206-I/P Datasheet
PIC10F206-I/P
Specifications of PIC10F206-I/P
Available stocks
Related parts for PIC10F206-I/P
PIC10F206-I/P Summary of contents
Page 1
... Flash Microcontrollers © 2006 Microchip Technology Inc. PIC10F200/202/204/206 Preliminary Data Sheet DS41239C ...
Page 2
... Company’s quality system processes and procedures are for its PICmicro ® 8-bit MCUs, K EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. Preliminary L ® code hopping devices, Serial EE OQ © 2006 Microchip Technology Inc. ...
Page 3
... Flash Microcontrollers Devices Included In This Data Sheet: • PIC10F200 • PIC10F204 • PIC10F202 • PIC10F206 High-Performance RISC CPU: • Only 33 single-word instructions to learn • All single-cycle instructions except for program branches, which are two-cycle • 12-bit wide instructions • 2-level deep hardware stack • ...
Page 4
... SOT-23 Pin Diagrams GP0/ICSPDAT GP1/ICSPCLK GP0/ICSPDAT/CIN+ GP1/ICSPCLK/CIN- 8-Pin PDIP Pin Diagrams GP2/T0CKI/FOSC4 GP1/ICSPCLK GP2/T0CKI/COUT/FOSC4 GP1/ICSPCLK/CIN- 8-Pin DFN Pin Diagrams GP2/T0CKI/FOSC4 GP1/ICSPCLK GP2/T0CKI/COUT/FOSC4 GP1/ICSPCLK/CIN- DS41239C-page 2 GP3/MCLR GP2/T0CKI/FOSC4 GP3/MCLR GP2/T0CKI/COUT/FOSC4 N GP3/MCLR N GP0/ICSPDAT N GP3/MCLR N GP0/ICSPDAT/CIN N/C GP3/MCLR N GP0/ICSPDAT N GP3/MCLR N GP0/ICSPDAT/CIN+ Preliminary © 2006 Microchip Technology Inc. ...
Page 5
... When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include lit- erature number) you are using. Customer Notification System Register on our web site at www.microchip.com/cn to receive the most current information on all of our products. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 Preliminary DS41239C-page 3 ...
Page 6
... PIC10F200/202/204/206 NOTES: DS41239C-page 4 Preliminary © 2006 Microchip Technology Inc. ...
Page 7
... TMR0 TMR0 Yes Yes Yes Yes Yes Yes 33 33 6-pin SOT-23 6-pin SOT-23 8-pin PDIP, DFN 8-pin PDIP, DFN Preliminary PIC10F204 PIC10F206 4 4 256 512 16 24 TMR0 TMR0 Yes Yes Yes Yes Yes Yes 33 33 6-pin SOT-23 6-pin SOT-23 ...
Page 8
... PIC10F200/202/204/206 NOTES: DS41239C-page 6 Preliminary © 2006 Microchip Technology Inc. ...
Page 9
... Certain code and prototype verification procedures do apply before production shipments are available. Please contact your local Microchip Technology sales office for more details. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 2.2 Serialized Quick Turn Programming Microchip offers a unique programming service, where a few user-defined locations in each device are programmed with different serial numbers ...
Page 10
... PIC10F200/202/204/206 NOTES: DS41239C-page 8 Preliminary © 2006 Microchip Technology Inc. ...
Page 11
... Program PIC10F200 256 x 12 PIC10F202 512 x 12 PIC10F204 256 x 12 PIC10F206 512 x 12 The PIC10F200/202/204/206 devices can directly or indirectly address its register files and data memory. All Special Function Registers (SFR), including the PC, are mapped in the data memory. The PIC10F200/202/ 204/206 ...
Page 12
... Timer Timing Generation Internal RC Clock MCLR DS41239C-page 10 8 Data Bus RAM bytes File Registers RAM Addr 9 Addr MUX Indirect 5 5-7 Addr FSR Reg STATUS Reg 3 MUX ALU 8 W Reg Timer0 Preliminary GPIO GP0/ICSPDAT GP1/ICSPCLK GP2/T0CKI/FOSC4 GP3/MCLR/V PP © 2006 Microchip Technology Inc. ...
Page 13
... Instruction Reg Direct Addr 8 Device Reset Timer Instruction Power-on Decode & Reset Control Watchdog Timer Timing Generation Internal RC Clock MCLR © 2006 Microchip Technology Inc. PIC10F200/202/204/206 8 Data Bus RAM bytes File Registers RAM Addr 9 Addr MUX Indirect 5 5-7 Addr FSR Reg ...
Page 14
... Programming mode. Weak pull-up always on if configured as MCLR. HV — Programming voltage input. P — Positive supply for logic and I/O pins. P — Ground reference for logic and I/O pins. Preliminary Description ™ data pin. PP during normal device operation or the © 2006 Microchip Technology Inc. ...
Page 15
... GPIO, BIT1 All instructions are single cycle, except for any program branches. These take two cycles, since the fetch instruction is “flushed” from the pipeline, while the new instruction is being fetched and then executed. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 3.2 ...
Page 16
... PIC10F200/202/204/206 NOTES: DS41239C-page 14 Preliminary © 2006 Microchip Technology Inc. ...
Page 17
... The effective Reset vector is at 0000h (see Figure 4-1). Location 00FFh (PIC10F200/204) contains the internal clock oscillator calibration value. This value should never be overwritten. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC10F200/204 PC< ...
Page 18
... GENERAL PURPOSE REGISTER FILE The General Purpose Register file is accessed, either directly or indirectly, through the File Select Register 0000h (FSR). See Section 4.9 “Indirect Data Addressing: INDF and FSR Registers”. 01FFh 0200h 02FFh Preliminary © 2006 Microchip Technology Inc. ...
Page 19
... CMCON0 08h Registers 1Fh Note 1: Not a physical register. See Section 4.9 “Indirect Data Addressing: INDF and FSR Registers”. 2: PIC10F206 only. Unimplemented on the PIC10F202 and reads as 00h. Preliminary (1) INDF TMR0 PCL STATUS FSR OSCCAL GPIO (2) General ...
Page 20
... PSA PS2 Preliminary Value on Bit 1 Bit 0 Power-On Page # (2) Reset 23 xxxx xxxx 29, 33 xxxx xxxx 22 1111 1111 ( 00-1 1xxx 23 111x xxxx CAL0 FOSC4 21 1111 1110 GP1 GP0 25 ---- xxxx CPREF CWU 34 1111 1111 37 ---- 1111 PS1 PS0 20 1111 1111 © 2006 Microchip Technology Inc. ...
Page 21
... A carry did not occur Note 1: This bit is used on the PIC10F204/206. For code compatibility do not use this bit on the PIC10F200/202. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u u1uu (where u = unchanged) ...
Page 22
... If the T0CS bit is set to ‘1’, it will override the TRIS function on the T0CKI pin. W-1 W-1 T0SE PSA U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared /4 OSC 128 256 1 : 128 Preliminary W-1 W-1 W-1 PS2 PS1 PS0 bit Bit is unknown © 2006 Microchip Technology Inc. ...
Page 23
... FOSC4: INTOSC/4 Output Enable bit 1 = INTOSC/4 output onto GP2 0 = GP2/T0CKI/COUT applied to GP2 Note 1: Overrides GP2/T0CKI/COUT control registers when enabled. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 R/W-1 R/W-1 R/W-1 CAL3 CAL2 CAL1 U = Unimplemented bit, read as ‘0’ ...
Page 24
... There are no Status bits to indicate stack overflows or stack underflow conditions. 3: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL and RETLW instructions. 0 Preliminary © 2006 Microchip Technology Inc. ...
Page 25
... Example 4-1. FIGURE 4-6: DIRECT/INDIRECT ADDRESSING (PIC10F200/202/204/206) Direct Addressing 4 Location Select Data Memory Note 1: For register map detail, see Section 4.3 “Data Memory Organization”. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 EXAMPLE 4-1: MOVLW MOVWF NEXT CLRF INCF BTFSC ...
Page 26
... PIC10F200/202/204/206 NOTES: DS41239C-page 24 Preliminary © 2006 Microchip Technology Inc. ...
Page 27
... T0CKI 4 — — TRIS GPIO © 2006 Microchip Technology Inc. PIC10F200/202/204/206 5.3 I/O Interfacing The equivalent circuit for an I/O port pin is shown in Figure 5-1. All port pins, except GP3 which is input- only, may be used for both input and output operations. ...
Page 28
... PS0 1111 1111 (1), (2) qq-q quuu C 00-1 1xxx GP0 ---- uuuu ---- xxxx READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT GPIO latch GPIO pins ---------- ---------- 1 ;---- pp01 ---- pp11 0 ;---- pp10 ---- pp11 ;---- pp10 ---- pp11 ---- pp00. The 2nd BCF caused © 2006 Microchip Technology Inc. ...
Page 29
... Fetched MOVWF GPIO MOVF GPIO, W GP<2:0> Port pin written here Instruction Executed MOVWF GPIO (Write to GPIO) © 2006 Microchip Technology Inc. PIC10F200/202/204/206 This example shows a write to GPIO followed by a read from GPIO. NOP NOP Data setup time = (0.25 T where: T Port pin ...
Page 30
... PIC10F200/202/204/206 NOTES: DS41239C-page 28 Preliminary © 2006 Microchip Technology Inc. ...
Page 31
... Fetch Timer0 Instruction Executed © 2006 Microchip Technology Inc. PIC10F200/202/204/206 Counter mode is selected by setting the T0CS bit (OPTION<5>). In this mode, Timer0 will increment either on every rising or falling edge of pin T0CKI. The T0SE bit (OPTION<4>) determines the source edge. Clearing the T0SE bit selects the rising edge. Restric- tions on the external clock input are discussed in detail in Section 6.1 “ ...
Page 32
... Power-On All Other Reset Resets xxxx xxxx uuuu uuuu PS1 PS0 1111 1111 1111 1111 ---- 1111 ---- 1111 (and a small RC delay of 2 Tt0H) and low (and a small RC delay of 2 Tt0H). OSC (and a small RC delay of 4 Tt0H) divided © 2006 Microchip Technology Inc. ...
Page 33
... TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable Reset, the prescaler contains all ‘0’s. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 (1) ...
Page 34
... T0CS (1) PSA 0 8-bit Prescaler 8-to-1 MUX (1) PSA 1 0 MUX PSA WDT Time-out Preliminary CHANGING PRESCALER (WDT TIMER0) ;Clear WDT and ;prescaler ;Select TMR0, new ;prescale value and ;clock source Data Bus 8 Sync TMR0 Reg 2 Cycles (1) PS<2:0> (1) © 2006 Microchip Technology Inc. ...
Page 35
... The prescaler is shared with the Watchdog Timer (Figure 7-5). 3: Bit CMPT0CS is located in the CMCON0 register, CMCON0<4>. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 The second Counter mode uses the output of the com- parator to increment Timer0. It can be entered in two different ways. The first way is selected by setting the T0CS bit (OPTION< ...
Page 36
... NT0 reads NT0 + 1 reads NT0 + 2 Value on Value on Bit 1 Bit 0 Power-On All Other Reset Resets xxxx xxxx uuuu uuuu CWU 1111 1111 uuuu uuuu PS1 PS0 1111 1111 1111 1111 ---- 1111 ---- 1111 OSC (and a small OSC © 2006 Microchip Technology Inc. ...
Page 37
... TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1,x, etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT. The prescaler is neither readable nor writable Reset, the prescaler contains all ‘0’s. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 (1) ...
Page 38
... Note 1: T0CS, T0SE, PSA, PS<2:0> are bits in the OPTION register. 2: T0CKI is shared with pin GP2. 3: Bit CMPT0CS is located in the CMCON0 register. DS41239C-page (1) T0CS (1) PSA 0 8-bit Prescaler 8-to-1 MUX (1) PSA 1 0 MUX PSA WDT Time-out Preliminary Data Bus 8 Sync TMR0 Reg 2 Cycles (1) PS<2:0> (1) © 2006 Microchip Technology Inc. ...
Page 39
... Overrides T0CS bit for TRIS control of GP2. 2: When the comparator is turned on, these control bits assert themselves. When the comparator is off, these bits have no effect on the device operation and the other control registers have precedence. 3: PIC10F204/206 only. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 one Analog R/W-1 R/W-1 ...
Page 40
... CMPT0CS COUTEN Internal Instruction Cycle CMPOUT CMPOUT CMPOUT T0CKI DS41239C-page 38 Note: The comparator can have an inverted output (see Figure 8-1 POL CMPON T0CKI T0CKSEL CWU CWUF Source Preliminary T0CKI/GP2/COUT C OUTEN COUT(Register) T0CKI Pin Q D Read S CMCON © 2006 Microchip Technology Inc. ...
Page 41
... Please see Table 12-2 for comparator specifications. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 8.5 Comparator Output The comparator output is read through CMCON0 register. This bit is read-only. The comparator output + is less may also be used internally, see Figure 8-1 ...
Page 42
... Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 — POL CMPT0CS CMPON CNREF CPREF CWU — — I/O Control Register Preliminary R IC Value on Value on Bit 0 All Other POR Resets C 00-1 1xxx qq0q quuu 1111 1111 uuuu uuuu ---- 1111 ---- 1111 © 2006 Microchip Technology Inc. ...
Page 43
... Configuration Word. The Configuration Word is not user addressable during device operation. 2: INTRC is the only oscillator mode offered on the PIC10F200/202/204/206. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 • Clock Out The PIC10F200/202/204/206 devices have a Watch- dog Timer, which can be shut off only through Configu- ration bit WDTE ...
Page 44
... Preliminary © 2006 Microchip Technology Inc. (1) qqqq qqqu uuuu uuuu uuuu uuuu 1111 1111 (2) q00q quuu (2) qq0q quuu 111u uuuu uuuu uuuu ...
Page 45
... If these conditions are not met, the devices must be held in Reset until the operating parameters are met. A simplified block diagram of the on-chip Power-on Reset circuit is shown in Figure 9-2. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 STATUS Addr: 03h 00-1 1xxx 000u uuuu ...
Page 46
... DRT Time-out Internal Reset FIGURE 9-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO V TIME V DD MCLR Internal POR DRT Time-out Internal Reset DS41239C-page 44 POR (Power-on Reset) MCLR Reset Start-up Timer ( ms) TDRT Preliminary CHIP Reset TDRT ): FAST V RISE DD DD © 2006 Microchip Technology Inc. ...
Page 47
... V DD MCLR Internal POR DRT Time-out Internal Reset Note: When V rises slowly, the T DD value. In this example, the chip will reset properly if, and only if, V1 © 2006 Microchip Technology Inc. PIC10F200/202/204/206 V1 TDRT time-out expires long before V DRT DD Preliminary ): SLOW V RISE DD DD ...
Page 48
... Reset. The SLEEP instruction resets the WDT and the postscaler, if assigned to the WDT. This gives the maximum Sleep time before a WDT wake-up Reset. Subsequent Resets 10 s (typical) Preliminary and part-to-part DD = Min., Temperature DD © 2006 Microchip Technology Inc. ...
Page 49
... SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER Address Name Bit 7 Bit 6 N/A OPTION GPWU GPPU T0CS Legend: Shaded boxes = Not used by Watchdog Timer, – = unimplemented, read as ‘0’ unchanged. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 0 M Postscaler Postscaler 8-to-1 MUX PSA ...
Page 50
... Note 1: 2: goes DD Preliminary Reset Caused By BROWN-OUT PROTECTION CIRCUIT PIC10F20X Q1 (2) MCLR (1) 40k This brown-out circuit is less expensive, although less accurate. Transistor Q1 turns off when V is below a certain level such DD that 0.7V V • Pin must be confirmed as MCLR. © 2006 Microchip Technology Inc. ...
Page 51
... For lowest current consumption while powered down, the T0CKI input should MCLR/V pin must logic high level if MCLR is PP enabled. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 9.9.2 WAKE-UP FROM SLEEP The device can wake-up from Sleep through one of the following events external Reset input on GP3/MCLR/V when configured as MCLR ...
Page 52
... PIC10F200/202/204/206 Programming Specifications. A typical In-Circuit Serial Programming connection is shown in Figure 9-10. DS41239C-page 50 FIGURE 9-10: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING™ CONNECTION To Normal Connections External Connector Signals + CLK Data I/O To Normal Connections Preliminary © 2006 Microchip Technology Inc. PIC10F20X MCLR/V PP GP1 GP0 V DD ...
Page 53
... Register bit field < > In the set of User defined term (font is courier) italics © 2006 Microchip Technology Inc. PIC10F200/202/204/206 All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles. One instruction cycle consists of four oscillator periods ...
Page 54
... Preliminary © 2006 Microchip Technology Inc. Status Notes Affected LSb C, DC ffff ffff Z 4 ffff Z 0000 Z ffff ffff None 2, 4 ffff ffff None ...
Page 55
... The contents of the W register are AND’ed with register ‘f’. If ‘d’ is ‘0’, the result is stored in the W register. If ‘d’ is ‘1’, the result is stored back in register ‘f’. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 BCF Bit Clear f Syntax: ...
Page 56
... Operation: (f) (dest) Status Affected: Z Description: The contents of register ‘f’ are complemented. If ‘d’ is ‘0’, the result is stored in the W register. If ‘d’ is ‘1’, the result is stored back in register ‘f’. Preliminary © 2006 Microchip Technology Inc. (W); WDT; f,d ...
Page 57
... PC<10:9> Status Affected: None Description: GOTO is an unconditional branch. The 9-bit immediate value is loaded into PC bits <8:0>. The upper bits of PC are loaded from STATUS<6:5>. GOTO is a two- cycle instruction. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 INCF Increment f Syntax: [ label ] Operands ...
Page 58
... Operands: None Operation: No operation Status Affected: None Description: No operation. OPTION Load OPTION Register Syntax: [ label ] Operands: None Operation: (W) Option Status Affected: None Description: The content of the W register is loaded into the OPTION register. Preliminary © 2006 Microchip Technology Inc. MOVWF f NOP OPTION ...
Page 59
... Carry flag. If ‘d’ is ‘0’, the result is placed in the W register. If ‘d’ is ‘1’, the result is placed back in register ‘f’. register ‘f’ C © 2006 Microchip Technology Inc. PIC10F200/202/204/206 SLEEP Syntax: Operands: Operation: Status Affected: TO, PD, RBWUF ...
Page 60
... Status Affected: Z Description: Exclusive OR the contents of the W register with register ‘f’. If ‘d’ is ‘0’, the result is stored in the W register. If ‘d’ is ‘1’, the result is stored back in register ‘f’. Preliminary © 2006 Microchip Technology Inc. f,d dest) ...
Page 61
... PICSTART Plus Development Programmer - MPLAB PM3 Device Programmer - PICkit™ 2 Development Programmer • Low-Cost Demonstration and Development Boards and Evaluation Kits © 2006 Microchip Technology Inc. PIC10F200/202/204/206 11.1 MPLAB Integrated Development Environment Software The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit micro- controller market ...
Page 62
... MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool. Preliminary ® DSCs on an © 2006 Microchip Technology Inc. ...
Page 63
... The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 11.9 MPLAB ICD 2 In-Circuit Debugger Microchip’s In-Circuit Debugger, MPLAB ICD ...
Page 64
... Check the Microchip web page (www.microchip.com) and the latest “Product Selector Guide” (DS00148) for the complete list of demonstration, development and evaluation kits. Preliminary ® L security ICs, CAN ® ® battery management, SEEVAL © 2006 Microchip Technology Inc. ...
Page 65
... This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 ............................................................................... -0. ...
Page 66
... PIC10F200/202/204/206 FIGURE 12-1: PIC10F200/202/204/206 VOLTAGE-FREQUENCY GRAPH, -40 C 6.0 5.5 5.0 4 (Volts) 4.0 3.5 3.0 2.5 2.0 0 DS41239C-page Frequency (MHz) Preliminary T +125 © 2006 Microchip Technology Inc. ...
Page 67
... For standby current measurements, the conditions are the same, except that the device is in Sleep mode. 4: Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied © 2006 Microchip Technology Inc. PIC10F200/202/204/206 Standard Operating Conditions (unless otherwise specified) Operating Temperature -40 C (1) Min Typ Max Units 2 ...
Page 68
... Preliminary T +125 C (extended) A Conditions See Figure 12-1 Device in Sleep mode See Section 9.4 “DC Character- istics” for details See Section 9.4 “DC Character- istics” for details MHz 2.0V OSC MHz 5.0V OSC 2.0V DD © 2006 Microchip Technology Inc. ...
Page 69
... This specification applies to GP3/MCLR configured as external MCLR and GP3/MCLR configured as input with internal pull-up enabled. 5: This specification applies when GP3/MCLR is configured as an input with pull-up disabled. The leakage current of the MCLR circuit is higher than the standard I/O logic. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 Standard Operating Conditions (unless otherwise specified) Operating temperature -40°C ...
Page 70
... TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD Preliminary Comments = 3.0V to 5.5V, -40° to +85°C SS Max Units TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD TBD © 2006 Microchip Technology Inc. ...
Page 71
... Cycle time drt Device Reset Timer io I/O port Uppercase letters and their meanings Fall H High I Invalid (high-impedance) L Low FIGURE 12-2: LOAD CONDITIONS – PIC10F200/202/204/206 pin © 2006 Microchip Technology Inc. PIC10F200/202/204/206 T Time mc MCLR osc Oscillator os OSC1 t0 T0CKI wdt Watchdog Timer P Period R Rise V ...
Page 72
... V must be capacitively decoupled as close Preliminary T +85 C (industrial), A +125 C (extended) A Units Conditions MHz V and Temperature TBD DD MHz 2.5V V 5.5V DD Temperature TBD MHz 2.0V V 5. +85 C (industrial +125 C (extended © 2006 Microchip Technology Inc. ...
Page 73
... These parameters are characterized but not tested. Note 1: Data in the Typical (“Typ”) column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 Standard Operating Conditions (unless otherwise specified) Operating Temperature -40 C Operating Voltage V range is described in Section 12.1 “ ...
Page 74
... PIC10F200/202/204/206 NOTES: DS41239C-page 72 Preliminary © 2006 Microchip Technology Inc. ...
Page 75
... DC AND AC CHARACTERISTICS GRAPHS AND CHARTS Graphs and charts are not available at this time. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 Preliminary DS41239C-page 73 ...
Page 76
... PIC10F200/202/204/206 NOTES: DS41239C-page 74 © 2006 Microchip Technology Inc. ...
Page 77
... Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for product-specific information. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 Example 02JR Example ...
Page 78
... DS41239C-page 76 TABLE 14-2: Part Number BA0 PIC10F200-I/OT BB0 PIC10F200-E/OT BC0 PIC10F202-I/OT BD0 PIC10F202-E/OT BE0 PIC10F204-I/OT BF0 PIC10F204-E/OT BG0 PIC10F206-I/OT BH0 PIC10F206-E/OT Note: NN traceability code. Preliminary 6-LEAD SOT-23 (OT) PACKAGE TOP MARKING Marking 00NN 00NN 02NN 02NN 04NN 04NN 06NN 06NN represents the alphanumeric © ...
Page 79
... Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .005" (0.127mm) per side. BSC: Basic Dimension. Theoretically exact value shown without tolerances. See ASME Y14.5M JEITA (formerly EIAJ) equivalent: SC-74A Drawing No. C04-120 © 2006 Microchip Technology Inc. PIC10F200/202/204/206 ...
Page 80
... L p MILLIMETERS MIN NOM MAX 8 2.54 3.56 3.94 4.32 2.92 3.30 3.68 0.38 7.62 7.94 8.26 6.10 6.35 6.60 9.14 9.46 9.78 3.18 3.30 3.43 0.20 0.29 0.38 1.14 1.46 1.78 0.36 0.46 0.56 7.87 9.40 10. © 2006 Microchip Technology Inc. ...
Page 81
... Package may have one or more exposed tie bars at ends. BSC: Basic Dimension. Theoretically exact value shown without tolerances. See ASME Y14.5M REF: Reference Dimension, usually without tolerance, for information purposes only. See ASME Y14.5M JEDEC Equivalent MO-229 VCED-2 DWG No. C04-123 © 2006 Microchip Technology Inc. PIC10F200/202/204/206 EXPOSED METAL ...
Page 82
... Figure 5-1); Tables 6-1 and 7-1 (removed shading from TRISGPIO (I/O Control Register); Sections 8.1-8.4 (changed Table reference to Table 12-2); Section 14.1 Revised and replaced Package Marking Information and drawings, Added Tables 14-1 & 14-2, Added DFN Package drawing. DS41239C-page 80 Preliminary © 2006 Microchip Technology Inc. ...
Page 83
... INDF.................................................................................... 23 Indirect Data Addressing..................................................... 23 Instruction Cycle ................................................................. 13 Instruction Flow/Pipelining .................................................. 13 Instruction Set Summary..................................................... 52 Internet Address.................................................................. 83 L Loading of PC ..................................................................... 22 © 2006 Microchip Technology Inc. PIC10F200/202/204/206 M Memory Organization ......................................................... 15 Data Memory .............................................................. 16 Program Memory (PIC10F200/204) ........................... 15 Program Memory (PIC10F202/206) ........................... 16 Microchip Internet Web Site................................................ 83 MPLAB ASM30 Assembler, Linker, Librarian ..................... 60 MPLAB ICD 2 In-Circuit Debugger ...
Page 84
... Timer0 (TMR0) Module ......................................... 29, 33 TMR0 with External Clock..................................... 30, 34 Timing Parameter Symbology and Load Conditions........... 69 TRIS Registers.................................................................... 25 W Wake-up from Sleep ........................................................... 49 Watchdog Timer (WDT) ................................................ 41, 46 Period.......................................................................... 46 Programming Considerations ..................................... 46 WWW Address.................................................................... 83 WWW, On-Line Support........................................................ 3 Z Zero bit .................................................................................. 9 DS41239C-page 82 Preliminary © 2006 Microchip Technology Inc. ...
Page 85
... To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2006 Microchip Technology Inc. PIC10F200/202/204/206 CUSTOMER SUPPORT Users of Microchip products can receive assistance through several channels: • ...
Page 86
... What deletions from the document could be made without affecting the overall usefulness there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS41239C-page 84 Total Pages Sent ________ FAX: (______) _________ - _________ N Literature Number: DS41239C Preliminary © 2006 Microchip Technology Inc. ...
Page 87
... To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office PART NO. X /XX Device Temperature Package Range Device: PIC10F200 PIC10F202 PIC10F204 PIC10F206 PIC10F200T (Tape & Reel) PIC10F202T (Tape & Reel) PIC10F204T (Tape & Reel) PIC10F206T (Tape & Reel) Temperature +85 C Range - +125 C Package 300 mil PDIP (Pb-free SOT-23, 6-LD (Pb-free) MC ...
Page 88
... Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 Preliminary © 2006 Microchip Technology Inc. EUROPE Austria - Wels Tel: 43-7242-2244-3910 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 ...