IC TXRX XAUI 10GBPS 289-BGA

 

TLK3114SCGNT

Manufacturer Part NumberTLK3114SCGNT
DescriptionIC TXRX XAUI 10GBPS 289-BGA
ManufacturerTexas Instruments
TypeTransceiver
TLK3114SCGNT datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of TLK3114SCGNT

Number Of Drivers/receivers4/4ProtocolXAUI, XGMIII
Voltage - Supply2.3 V ~ 2.7 VMounting TypeSurface Mount
Package / Case289-BGALead Free Status / RoHS StatusLead free / RoHS Compliant
Other names296-15738  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 38/68

Download datasheet (364Kb)Embed
PrevNext
3.25 MDIO Management Interface
The TLK3114SC device supports the MDIO interface as defined in clauses 22 and 45 of the IEEE 802.3ae Ethernet
specification. The MDIO allows register-based management and control of the serial links. Normal operation of the
TLK3114SC device is possible without use of this interface since all of the essential signals necessary for operations
are accessible via the device terminals. However, some additional features are accessible only through the MDIO.
The MDIO management interface consists of a bidirectional data path (MDIO) and a clock reference (MDC). The
timing required to read from the internal registers 0−31 is shown in Figure 3−19. The timing required to write to the
internal registers 0−31 is shown in Figure 3−20. The port address is defined by the external inputs PADR(0−4).
MDC
MDIO
32 “1”s
0
1
Preamble
SFD
Figure 3−19. Management Interface Read Timing
MDC
MDIO
32 “1”s
0
1
Preamble
SFD
Figure 3−20. Management Interface Write Timing
The extended register address space transactions are orthogonal to register 0−31 transactions, distinguished by the
ST bytes. Extended address space registers are denoted X.Y, where X designates the device address and Y
designates the register number. The permitted device addresses are shown in Table 3−11. The DADR0 bit is defined
by an external input, while the DADR[4:1] bits are predetermined. Write transactions that address an invalid register
or device or a read-only register are ignored. Read transactions that address an invalid register return a 0. Read
transactions that address an invalid device are ignored.
Timing for an address transaction is shown in Figure 3−21. The timing required to write to the internal registers is
shown in Figure 3−22. The timing required to read from the internal registers is shown in Figure 3−23. The timing
required to read from the internal registers and then increment the active address for the next transaction is shown
in Figure 3−24.
3−20
1
0
A4
A0
R4
R0
PHY Address
Read Code
0
1
A4
A0
R4
R0
PHY Address
Write Code
Table 3−11. MDIO Device Address
DADR(4:1)
DADR0
DEVICE MODE
0010
0
PHY XS
0010
1
DTE XS
Hi-Z
0
D15
D0
Data
Idle
Register Address
Turn Around
1
0
D15
D0
Data
Idle
Register Address
Turn Around