IC TXRX XAUI 10GBPS 289-BGA

 

TLK3114SCGNT

Manufacturer Part NumberTLK3114SCGNT
DescriptionIC TXRX XAUI 10GBPS 289-BGA
ManufacturerTexas Instruments
TypeTransceiver
TLK3114SCGNT datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of TLK3114SCGNT

Number Of Drivers/receivers4/4ProtocolXAUI, XGMIII
Voltage - Supply2.3 V ~ 2.7 VMounting TypeSurface Mount
Package / Case289-BGALead Free Status / RoHS StatusLead free / RoHS Compliant
Other names296-15738  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 43/68

Download datasheet (364Kb)Embed
PrevNext
Table 3−18. Global Configuration Register Bit Definitions (Register 16)
BIT(S)
NAME
15
Reserved
Read returns 0, writes are ignored.
1 = Enable deskew state machine described in Figure 3−10.
14
De-skew state machine
0 = Disable deskew state machine (default).
Channel synchronization
1 = Enable channel synchronization state machine described in Figure 3−7.
13
state machine
0 = Disable channel synchronization state machine (default).
IPG management state
1 = Enable IPG management state machine described in Figure 3−13.
12
machine
0 = Disable IPG management state machine (default).
Clock tolerance
1 = Enable clock tolerance compensation.
11
compensation
0 = Disable clock tolerance compensation (default).
Multifunction (MF[A−D]) terminal configuration.
Bit 10
0
10:9
Multifunction pin output
0
1
1
1 = Enable LOS condition described in Table 3−6 for all channels (default).
8
Loss of signal detection
0 = Disable this function.
Configuration bits (see Table 3−10), default value = 0.
When CONFIG1 = low, this bit can be set to 1.
7
Configuration: Config1
When CONFIG1 = high, this bit is read-only.
Logically ORed with external input CONFIG1.
Configuration bits (see Table 3−10), default value = 0
When CONFIG0 = low, this bit can be set to 1.
6
Configuration: Config0
When CONFIG0 = high, this bit is read-only.
Logically ORed with external input CONFIG0.
5
Preemphasis: Pre2
Programmable preemphasis control (see Table 3−9), default value = 0.
4
Preemphasis: Pre1
Programmable preemphasis control (see Table 3−9), default value = 0.
3
Reserved
Read returns a 0, writes are ignored.
1 = Enable PRBS internal generation and verification on all channels
0 = Normal operation (default).
2
PRBS enable
When PRBSEN = low, this bit can be set to 1.
When PRBSEN = high, this bit is read-only.
Logically ORed with PRBSEN.
1 = Enable K28.5 code detection and bit alignment on all channels (default).
0 = Disable K28.5 code detection on all channels.
1
Comma detect enable
Logically AND’ed with SYNCEN.
0
Reserved
Read returns a 0, writes are ignored.
DESCRIPTION
Bit 9
Output
0
HSTL = 1, SSTL_2 = 0 (default)
1
1 = Comma detected, 0 = data
0
Register 22, bits 3−0 (LOS)
1
Register 22, bits 7−4 (PRBS pass)
READ/WRITE
Read-only
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read-only
Read/Write
Read/Write
Read/Write
3−25