IC TXRX XAUI 10GBPS 289-BGA

 

TLK3114SCGNT

Manufacturer Part NumberTLK3114SCGNT
DescriptionIC TXRX XAUI 10GBPS 289-BGA
ManufacturerTexas Instruments
TypeTransceiver
TLK3114SCGNT datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of TLK3114SCGNT

Number Of Drivers/receivers4/4ProtocolXAUI, XGMIII
Voltage - Supply2.3 V ~ 2.7 VMounting TypeSurface Mount
Package / Case289-BGALead Free Status / RoHS StatusLead free / RoHS Compliant
Other names296-15738  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Page 47/68

Download datasheet (364Kb)Embed
PrevNext
Table 3−22. Channel D Configuration Registers Bit Definitions (Register 20)
BIT(S)
NAME
15:12
Reserved
Read returns all 0s, writes are ignored.
1 = Enable clock tolerance compensation.
0 = Disable clock tolerance compensation (default).
11
Clock tolerance compensation
Logically ORed with register 16, bit 11
Multifunction (MFD) pin configuration for channel D.
Bit 10
10:9
Multifunction pin output
Logically ORed with register 16, bits 10 and 9.
1 = Enable LOS condition described in Table 3−7 for channel D (default).
0 = Disable this function.
8
Loss of signal detection
Logically AND’ed with register 16, bit 8.
Configuration bits (see Table 3−10), default value = 0
When CONFIG1 = low, this bit can be set to 1.
7
Configuration: Config1
When CONFIG1 = high, this bit is read-only.
Logically ORed with register 16, bit 7.
Configuration bits (see Table 3−10), default value = 0
When CONFIG0 = low, this bit can be set to 1.
6
Configuration: Config0
When CONFIG0 = high, this bit is read-only.
Logically ORed with register 16, bit 6.
Programmable preemphasis control (see Table 3−9), default value = 0.
5
Preemphasis: Pre2
Logically ORed with register 16, bit 5.
Programmable preemphasis control (see Table 3−9), default value = 0.
4
Preemphasis: Pre1
Logically ORed with register 16, bit 4.
1 = Enable loopback mode on channel D.
0 = Disable loopback mode on channel D (default).
3
Loopback
Logically ORed with register 0, bit 14
1 = Enable PRBS internal generation and verification on channel D
0 = Normal operation (default)
2
PRBS enable
Logically ORed with register 16, bit 2
When PRBSEN = low, this bit can be set to 1.
When PRBSEN = high, this bit is read-only.
1 = Enable K28.5 code detection and bit alignment on channel D (default).
0 = Disable K28.5 code detection on channel D.
1
Comma detect enable
Logically AND’ed with SYNCEN and register 16, bit 1
1 = Power-down mode is enabled for channel D.
0 = Normal operation (default)
0
Power down
Logically ORed with register 0, bit 11
DESCRIPTION
Bit 9
MFD Output
0
0
HSTL = 1, SSTL_2 = 0 (default)
0
1
1 = Comma detected, 0 = data
1
0
Register 22, bit 3 (LOS)
1
1
Register 22, bit 7 (PRBS Pass)
READ/WRITE
Read-only
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
3−29