USB1T1103MHX Fairchild Semiconductor, USB1T1103MHX Datasheet
USB1T1103MHX
Specifications of USB1T1103MHX
USB1T1103MHX_NL
USB1T1103MHX_NLTR
USB1T1103MHX_NLTR
Available stocks
Related parts for USB1T1103MHX
USB1T1103MHX Summary of contents
Page 1
... Information Appliance ■ Ordering Information Part Number Package Number USB1T1103MPX MLP14D USB1T1103MHX MLP16HB Pb-Free package per JEDEC J-STD-020B. © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 Description This chip provides a USB Transceiver functionality with a voltage regulator that is compliant to USB Specification Rev 2.0. this integrated 5V to 3.3V regulator allows inter- facing of USB Application specific devices with supply voltages ranging from 1 ...
Page 2
... Typical Application Connection Diagrams Figure 2. MLP16 GND Exposed Diepad (Bottom View) © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 Figure 1. Logic Diagram Figure 3. MLP14 GND Exposed Diepad 2 (Bottom View) www.fairchildsemi.com ...
Page 3
... Config Exposed Exposed GND Diepad Diepad © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 I/O Terminal Description I Output Enable: Active LOW enables the transceiver to transmit data on the bus. When not active the transceiver is in the receive mode (CMOS level is relative to V ...
Page 4
... X = Don't Care 5. RCV(0) denotes the signal level on output RCV just prior to the SE0 or SE1 event. This level is stable during the SE0 or SE1 event period. © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 nals rather than discrete input and output terminals. Table 1 describes the specific terminal functionality selection ...
Page 5
... Invalid [I] OE, SUSPND, Config Hi-Z Notes: 6. Invalid [I] I/O are to be 3-STATE, outputs to be LOW. © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 external signals up to 3.6V to share the D+ and D- bus lines. Internally the circuitry limits leakage from D+ and D- terminals (maximum 10µA) and V (5 ...
Page 6
... Human Body Model ■ 8kV using the Contact Discharge method as specified ■ in IEC 61000-4-2 © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 Human Body Model Figure 3 shows the schematic representation of the Human Body Model ESD event. Figure 4 is the ideal waveform representation of the Human Body Model ...
Page 7
... Per ESD Methodology described on page 6. Recommended Operation Conditions Symbol V Supply Voltage CC V I/O DC Voltage CC10 V DC Input Voltage Range Input Range for AI/O, Terminal D+ and D- AI/O T Operating Ambient Temperature A © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 Parameter = -1.8V to +5.4V I <0 I (4) > < ( ...
Page 8
... CCIO 15. DC electrical measurements should be taken with unused inputs and I/O pins connected to a valid logic level. This applies for all modes of device operation defined in the Functional Tables on Page 4. © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 (3.3V) = 3.0V to 3.6V 1.65V to 3.6V. ...
Page 9
... HYS Output Levels V LOW Level Output Voltage OL V HIGH Level Output Voltage OH Leakage Current I Input Leakage Current Off State OFF CAPACITANCE C I/O Capacitance I/O Resistance © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 Parameter Conditions 100 =µ 100 =µ 1.65V to 3.6V ...
Page 10
... Propagation Delay (Diff) PLH t (D+/D- to Rev) PHL t Single-Ended Receiver Propagation Delay PLH t (D+/ PHL p po NOTES: 21. Not production tested; limits guaranteed by design. © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 Parameter Conditions (18) (19)(20) R Upstream Port PU and REG = 1.65V to 3.6V, C CCIO Parameter ...
Page 11
... Typical Application Configurations Figure 6. Upstream Connection in Bypass Mode with Differential Outputs Figure 7. Downstream Connection in Normal Mode with Differential Outputs © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 11 www.fairchildsemi.com ...
Page 12
... Full Speed Propagation Delays -125 pF Edge Rates only L Figure 12. Load for D+/ for PZH PHZ for t REG PZL Figure 13. Load for Enable and Disable Times © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 Figure 10. D+/ D+/D- Figure 14. Load for and Figure 11 D+/D- ...
Page 13
... Dimensions are in inches (millimeters) unless otherwise specified. REEL DIMENSIONS Dimensions are in inches (millimeters) unless otherwise specified. Tape Size A 13 330 © 2005 Fairchild Semiconductor Corporation USB1T1103 Rev. 1.0.4 Tape Section Number Cavities Leader (Start End) 125 (typ) Carrier 2500/3000 Trailer (Hub End) ...
Page 14
...
Page 15
...
Page 16
... TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended exhaustive list of all such trademarks. AccuPower™ FRFET Auto-SPM™ Global Power Resource Build it Now™ Green FPS™ CorePLUS™ ...