MC68HC711KS2MFN4 Freescale Semiconductor, MC68HC711KS2MFN4 Datasheet - Page 208

• Manufacturer Part Number: MC68HC711KS2MFN4
• Description: 32K EPROM - SLOW MODE
• Manufacturer: Freescale Semiconductor

Timing System
9.7.5 Pulse Accumulator Count Register
9.8 Real-Time Interrupt (RTI)
Technical Data
208
Address: $0027
In event counting mode, PACNT contains the count of external input
events at the PAI input. In gated accumulation mode, PACNT is
incremented by the pulse accumulator’s E
is at the selected level. Counting is synchronized to the internal PH2
clock so that incrementing and reading occur during opposite half cycles.
The counter is not affected by reset and can be read or written to at any
time.
The real-time interrupt (RTI) feature generates hardware interrupts at a
fixed periodic rate. The rate is determined by bits RTR[1:0] in the PACTL
register, which further divide a clock running at E
The resulting periods for various common crystal frequencies are shown
in
Every cycle of the RTI clock sets the RTIF bit in timer interrupt flag 2
(TFLG2) register. This flag can be polled to determine when RTI
timeouts occur, or an interrupt can be generated if the RTII bit in the
timer interrupt mask 2 (TMSK2) register is set. After reset, one entire
real-time interrupt period elapses before the RTIF flag is set for the first
time.
The clock source for the RTI function is a free-running clock that cannot
be stopped or interrupted except by reset. The time between successive
RTI timeouts is a constant that is independent of software latencies
Reset:
Read:
Write:
Table
Figure 9-26. Pulse Accumulator Count Register (PACNT)
Bit 7
Bit 7
9-7.
0
Bit 6
Timing System
6
0
Bit 5
5
0
Bit 4
4
0
Bit 3
3
0
64 clock when the PAI input
Bit 2
2
0
2
13
by 1, 2, 4 or 8.
M68HC11K Family
Bit 1
1
0
MOTOROLA
Bit 0
Bit 0
0