Supervisory Circuits 16K I2C Mem w/Reset

 

CAT1162PI-45

Manufacturer Part NumberCAT1162PI-45
DescriptionSupervisory Circuits 16K I2C Mem w/Reset
ManufacturerCatalyst / ON Semiconductor
CAT1162PI-45 datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of CAT1162PI-45

Number Of Voltages Monitored1Monitored Voltage3 V, 3.3 V, 5 V
Output TypeActive High, Active Low, Open DrainManual ResetResettable
WatchdogNo WatchdogBattery Backup SwitchingNo Backup
Supply Voltage (max)6 VSupply Voltage (min)2.7 V
Supply Current (typ)3000 uAMaximum Power Dissipation1000 mW
Maximum Operating Temperature+ 85 CMounting StyleThrough Hole
Package / CasePDIP-8Minimum Operating Temperature- 40 C
Power Fail DetectionNoLead Free Status / Rohs StatusLead free / RoHS Compliant
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
Page 7/14

Download datasheet (187Kb)Embed
PrevNext
FUNCTIONAL DESCRIPTION
2
The CAT1161/2 supports the I
C Bus data transmis–
sion protocol. This Inter-Integrated Circuit Bus proto–
col defines any device that sends data to the bus to
be a transmitter and any device receiving data to be a
receiver. The transfer is controlled by the Master
device which generates the serial clock and all
START and STOP conditions for bus access. Both the
Master device and Slave device can operate as either
transmitter or receiver, but the Master device controls
which mode is activated.
2
I
C BUS PROTOCOL
2
The features of the I
C bus protocol are defined as
follows:
(1) Data transfer may be initiated only when the bus
is not busy.
(2) During a data transfer, the data line must remain
stable whenever the clock line is high. Any
changes in the data line while the clock line is
high will be interpreted as a START or STOP
condition.
START Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of
SDA when SCL is HIGH. The CAT1161/2 monitors
Figure 5. Acknowledge Timing
SCL FROM
MASTER
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
Figure 6. Slave Address Bits
CAT1161/2
**a8, a9 and a10 correspond to the address of the memory array address word.
© 2009 SCILLC. All rights reserved.
Characteristics subject to change without notice
the SDA and SCL lines and will not respond until this
condition is met.
STOP Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must
end with a STOP condition.
Device Addressing
The Master begins a transmission by sending a
START condition. The Master sends the address of
the particular slave device it is requesting. The four
most significant bits of the 8-bit slave address are
fixed as 1010.
The next three bits (Figure 6) define memory
addressing. For the CAT1161/2 the three bits define
higher order bits.
The last bit of the slave address specifies whether a
Read or Write operation is to be performed. When this
bit is set to 1, a Read operation is selected, and when
set to 0, a Write operation is selected.
After the Master sends a START condition and the
slave address byte, the CAT1161/2 monitors the bus
and responds with an acknowledge (on the SDA line)
when its address matches the transmitted slave
address. The CAT1161/2 then performs a Read or
Write operation depending on the R/W ¯ ¯ bit.
1
START
1
0
1
0
a10
a9
7
CAT1161, CAT1162
8
9
ACKNOWLEDGE
R/W ¯ ¯
a8
Doc. No. MD-3002 Rev. I

Related parts for CAT1162PI-45

Part Number DescriptionManufacturer Datasheet
CAT1162P-25  CAT1162P-25 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1162PI-30  CAT1162PI-30 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1162PI-25  CAT1162PI-25 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1162PI-28  CAT1162PI-28 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1162P-45  CAT1162P-45 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1162PI-42  CAT1162PI-42 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1162P-28  CAT1162P-28 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1162L-45  CAT1162L-45 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1162JI-42  CAT1162JI-42 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1162J-42  CAT1162J-42 Supervisory Circuits 16K I2C Mem w/Reset Catalyst / ON Semiconductor
CAT1161LI-25-G  CAT1161LI-25-G IC SUPERVSR CPU 16K EEPROM 8PDIP ON Semiconductor
CAT1161LI-45-G  CAT1161LI-45-G IC SUPERVSR CPU 16K EEPROM 8PDIP ON Semiconductor
CAT1161LI-42-G  CAT1161LI-42-G IC SUPERVSR CPU 16K EEPROM 8PDIP ON Semiconductor
  CAT1161WI-28-GT3 IC SUPERVISOR 16K EEPROM 8-SOIC ON Semiconductor
  CAT1162WI-30-GT3 IC SUPERVSR CPU 16K EEPROM 8SOIC ON Semiconductor