LMX3161VBH National Semiconductor, LMX3161VBH Datasheet

no-image

LMX3161VBH

Manufacturer Part Number
LMX3161VBH
Description
IC TXRX RADIO SNG CHIP 48-LQFP
Manufacturer
National Semiconductor
Type
Transceiverr
Datasheet

Specifications of LMX3161VBH

Voltage - Supply
3 V ~ 5.5 V
Mounting Type
Surface Mount
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Drivers/receivers
-
Protocol
-
Other names
*LMX3161VBH

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LMX3161VBH
Manufacturer:
NSC
Quantity:
4 054
Part Number:
LMX3161VBHX
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
LMX3161VBHX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
LMX3161VBHX
Manufacturer:
NS
Quantity:
15 952
© 1999 National Semiconductor Corporation
LMX3161
Single Chip Radio Transceiver
General Description
The LMX3161 Single Chip Radio Transceiver is a monolithic,
integrated radio transceiver optimized for use in a Digital En-
hanced Cordless Telecommunications (DECT) system. It is
fabricated using National’s ABiC V BiCMOS process
(f
The LMX3161 contains phase locked loop (PLL), transmit
and receive functions. The 1.1 GHz PLL block is shared be-
tween transmit and receive section. The transmitter includes
a frequency doubler, and a high frequency buffer. The re-
ceiver consists of a 2.0 GHz low noise mixer, an intermediate
frequency (IF) amplifier, a high gain limiting amplifier, a fre-
quency discriminator, a received signal strength indicator
(RSSI), and an analog DC compensation loop. The PLL,
doubler, and buffers can be used to implement open loop
modulation along with an external VCO and loop filter. The
circuit features on-chip voltage regulation to allow supply
voltages ranging from 3.0V to 5.5V. Two additional voltage
regulators provide a stable supply source to external dis-
crete stages in the Tx and Rx chains.
The IF amplifier, high gain limiting amplifier, and discrimina-
tor are optimized for 110 MHz operation, with a total IF gain
of 85 dB. The single conversion receiver architecture pro-
Block Diagram
MICROWIRE
TRI-STATE
T
= 18 GHz).
®
is a registered trademark of National Semiconductor Corporation.
is a trademark of National Semiconductor Corporation.
DS012815
vides a low cost, high performance solution for communica-
tions systems. The RSSI output may be used for channel
quality monitoring.
The Single Chip Radio Transceiver is available in a 48-pin
7mm X 7mm X 1.4mm PQFP surface mount plastic pack-
age.
Features
n Single chip solution for DECT RF transceiver
n RF sensitivity to −93 dBm; RSSI sensitivity to −100 dBm
n Two regulated voltage outputs for discrete amplifiers
n High gain (85 dB) intermediate frequency strip
n Allows unregulated 3.0V–5.5V supply voltage
n Power down mode for increased current savings
n System noise figure 6.5 dB (typ)
Applications
n Digital Enhanced Cordless Telecommunications (DECT)
n Personal wireless communications (PCS/PCN)
n Wireless local area networks (WLANs)
n Other wireless communications systems
DS012815-1
PRELIMINARY
November 1999
www.national.com

Related parts for LMX3161VBH

LMX3161VBH Summary of contents

Page 1

... Block Diagram MICROWIRE ™ trademark of National Semiconductor Corporation. TRI-STATE ® registered trademark of National Semiconductor Corporation. © 1999 National Semiconductor Corporation DS012815 PRELIMINARY vides a low cost, high performance solution for communica- tions systems. The RSSI output may be used for channel quality monitoring. ...

Page 2

... LMX3161 Pin Diagram Order Number LMX3161VBH or LMX3161VBHX www.national.com Top View See NS Package Number VBH48A 2 DS012815-2 ...

Page 3

LMX3161 Pin Diagram (Continued) Pin No. Pin Name I — Power supply for CMOS section of PLL and ESD bussing MIXER O IF output from the mixer. OUT 3 V — Power supply for mixer section. ...

Page 4

LMX3161 Pin Diagram (Continued) Pin No. Pin Name I/O 42 LIM I IF input to the limiter GND — Ground output from IF amplifier. OUT 45 V — Power supply for IF amplifier output. ...

Page 5

Absolute Maximum Ratings Power Supply Voltage ( Voltage on Any Pin with GND = −0. Storage Temperature Range ( Lead Temp. (solder, 4 sec)( Electrical Characteristics ...

Page 6

Electrical Characteristics The following specifications are guaranteed for V Symbol Parameter RSSI (Note 11) RSSI Output Voltage out Slope RSSI Dynamic Range DC COMPENSATION CIRCUIT V Input Offset Voltage OS V Input/Output Voltage Swing I/O R Sample and Hold Resistor ...

Page 7

Electrical Characteristics Note 13: The doubler section is tested at 1.89 GHz, and it is guaranteed by design to operate within 1.7 — 1.9 GHz range. Note 14: See Function Register Programming Description for Icp Note 15: Tested in a ...

Page 8

PLL Functional Description The simplified block diagram below shows the building blocks of frequency synthesizer and all internal registers, which are 20-bit data register, 18-bit F-latch, 12-bit N-counter, and 6-bit R-counter. The DATA stream is clocked into the data register ...

Page 9

Programmable Reference Divider (R-Counter) If the control bits are “10”, data is transferred from the 20-bit shift register into a latch, which sets the 6-bit R-counter. The serial data format is shown below. MSB ...

Page 10

Transmitter Functional Description The simplified block diagram below shows the doubler and voltage regulator for an external transmit gain stage. Note: The transmitter can be powered down, either by hardware through the Tx PD pin software through the ...

Page 11

Function Register Programming Description (F-Latch) Mode Control Model Control Description Bit F15 Demodulator DC level shift of 1.000V F16 Demodulator DC level shift of 0.500V F17 Demodulator DC level shift of 0.250V F18 Demodulator DC level shift of 0.125V Power ...

Page 12

Typical Application DECT System Calculation for 3.6V Operation Note: Assumes 50 dB attenuation of interferer by the SAW filter and 8 dB attenuation by the LC filter. Cascaded totals in Input IP3 are calculated at the output of the interstage ...

Page 13

Loop Filter Design Consideration FIGURE 1. Conventional PLL Architecture Loop Gain Equations A linear control system model of the phase feedback for a PLL in the locked state is shown in Figure 2 . The open loop gain is the ...

Page 14

... Physical Dimensions inches (millimeters) unless otherwise noted 48-Lead (7mm x 7mm) Molded Plastic Quad Flat Package, JEDEC Order Number LMX3161VBH or LMX3161VBHX LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION ...

Related keywords