HSP43124SC-45Z Intersil, HSP43124SC-45Z Datasheet
HSP43124SC-45Z
Specifications of HSP43124SC-45Z
Available stocks
Related parts for HSP43124SC-45Z
HSP43124SC-45Z Summary of contents
Page 1
... HSP43124SC-45 HSP43124SC-45 HSP43124SC-45Z (Note) HSP43124SC-45Z NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020 ...
Page 2
Pinout 2 HSP43124 HSP43124 (28 LD PDIP, SOIC) TOP VIEW SCLK 1 28 DIN SYNCIN 2 27 DOUT 3 GND 26 SYNCOUT 25 CLKOUT 4 MXIN SYNCMX CC FSYNC ...
Page 3
Pin Description NAME TYPE V - +5V Power Supply CC GND - Ground DIN I Serial Data Input. The bit value present on this input is sampled on the rising edge of SCLK. A “HIGH” on this input represents a ...
Page 4
INPUT FORMATTER # BITS VARIABLE LENGTH MSB F/2 DIN SHIFT REGISTER (8-24-BITS) FORMAT SYNCIN SYNCIN INPUT HOLDING REG SERIAL MULTIPLIER MIX FACTOR HOLDING REG SYNCMX MIX MXIN SEL † SYNCMX MUX WEAVER MODULATOR ROM # BITS VARIABLE LENGTH MXIN FORMAT ...
Page 5
TABLE 1. CONFIGURATION CONTROL REGISTER FUNCTIONAL DESCRIPTION ADDRESS REGISTER DESCRIPTION 000 Filter Configuration 001 Programmable FIR Filter Length 010 Coefficient RAM Access 011 Input Format 100 Output Timing 101 Output Format 110 Filter Symmetry 111 Mix Factor Format Writing Coefficients ...
Page 6
The coefficient address pointer is reset when any other configuration register is written or read. NOTE: A new coefficient set may be loaded during a filter calculation at the risk ...
Page 7
Figure 7. On the following SCLK, the first data bit is clocked into the Variable Length Shift Register. Data bits are clocked into the shift register until the data word, of user programmable length ( bits), is ...
Page 8
SCLK SYNCIN LSB DIN X0 SYNCMX LSB MXIN M0 SYNC LEADS DATA FIGURE 8. DATA/MIX FACTOR SYNCHRONIZATION FOR SERIALLY INPUT MIX FACTORS NOTE: Figure 8 shows the loading of a data sample, X0, such that it will be multiplied by ...
Page 9
INPUT TO HALFBAND SECTION NORMALIZED s HB5 MUX5 NORMALIZED HB1 HB4 MUX4 NORMALIZED HB2 HB2 19 TAP HB3 F HB2 MUX3 NORMALIZED ...
Page 10
The coefficient set for each of the halfband filters is given in Table 4. These values are the 32-bit, two’s complement, integer representation of the filter coefficients. Scaling these -31 values by 2 yields the fractional two’s complement coefficients used ...
Page 11
TABLE 3. FREQUENCY RESPONSE OF HALFBAND FILTERS (Continued) NORMALIZED HALFBAND FREQUENCY #1 0.101562 -0.237843 0.109375 -0.314663 0.117188 -0.407509 0.125000 -0.518045 0.132812 -0.647925 0.140625 -0.798791 0.148438 -0.972266 0.156250 -1.169959 0.164062 -1.393465 0.171875 -1.644372 0.179688 -1.924262 0.187500 -2.234728 0.195312 -2.577375 0.203125 -2.953834 ...
Page 12
TABLE 3. FREQUENCY RESPONSE OF HALFBAND FILTERS (Continued) NORMALIZED HALFBAND FREQUENCY #1 0.429688 -43.585945 0.437500 -47.588165 0.445312 -52.164894 0.453125 -57.495132 0.460938 -63.861992 0.468750 -71.755898 0.476562 -82.156616 0.484375 -97.627930 0.492188 -139.751450 TABLE 4. HALFBAND FILTER COEFFICIENTS (32 BITS, UN-NORMALIZED) COEFFICIENT HALFBAND ...
Page 13
TABLE 4. HALFBAND FILTER COEFFICIENTS (32 BITS, UN-NORMALIZED) (Continued) COEFFICIENT HALFBAND #1 C30 C31 C32 C33 C34 TABLE 5. PERFORMANCE ENVELOPE PARAMETERS NUMBER OF HALFBANDS HB CLKS 125 5 221 Serial ...
Page 14
FCLK/SCLK Uncertainty Region Figure 13 shows a clocking relationship for the HSP43124 Serial I/O filter that could result in an uncertainty at the output. For simplicity, the frequency of FCLK and SCLK are assumed to be equal to each other, ...
Page 15
Absolute Maximum Ratings Supply Voltage ...
Page 16
AC Electrical Specifications (Note PARAMETER FCLK, SCLK Period FCLK, SCLK High FCLK, SCLK Low Setup Time DIN, MXIN, SYNCIN, SYNCMX to SCLK Hold Time DIN, MXIN, SYNCIN, SYNCMX from SCLK Setup Time FSYNC to FCLK Hold Time ...
Page 17
Waveforms t t WRH WRL C0-7, A0-2 FIGURE 15. TIMING RELATIVE SCLK t DS DIN, MXIN, SYNCIN, SYNCMX FIGURE 17. INPUT DATA TIMING FCLK CLKOUT SYNCOUT DOUT t DO ...
Page 18
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...