PCA9672D,512 NXP Semiconductors, PCA9672D,512 Datasheet - Page 18

• Manufacturer Part Number: PCA9672D,512
• Description: IC I/O EXPANDER I2C 8B 16SOIC
• Manufacturer: NXP Semiconductors

Specifications of PCA9672D,512

• Interface: I²C
• Number Of I /o: 8
• Interrupt Output: Yes
• Frequency - Clock: 1MHz
• Voltage - Supply: 2.3 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 16-SOIC (0.300", 7.5mm Width)
• Includes: POR
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 935282746512; PCA9672D; PCA9672D

NXP Semiconductors
[3]
[4]
[5]
[6]
PCA9672_2
Product data sheet
Fig 21. I
Fig 22. Reset timing
C
A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V
bridge the undefined region SCL’s falling edge.
The maximum t
250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without
exceeding the maximum specified t
Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns.
b
= total capacitance of one bus line in pF.
Rise and fall times refer to V
2
C-bus timing diagram
RESET
SCL
SDA
Pn
protocol
SDA
f
SCL
for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time for the SDA output stage t
50 %
t
t
rec(rst)
SU;STA
t
BUF
condition
START
(S)
START
t
HD;STA
IL
30 %
f
.
and V
t
LOW
t
r
IH
.
MSB
bit 7
(A7)
Remote 8-bit I/O expander for Fm+ I
t
HIGH
Rev. 02 — 6 July 2007
t
SU;DAT
t
f
1
/f
bit 6
(A6)
SCL
t
HD;DAT
(R/W)
bit 0
t
VD;DAT
acknowledge
t
w(rst)
50 %
(A)
ACK or read cycle
t
VD;ACK
t
t
2
rst
rst
C-bus with interrupt and reset
50 %
condition
STOP
(P)
50 %
IL
t
SU;STO
of the SCL signal) in order to
002aab175
output off
PCA9672
© NXP B.V. 2007. All rights reserved.
002aac332
f
is specified at
18 of 27