AD9806KST

Manufacturer Part NumberAD9806KST
DescriptionIC CCD SIGNAL PROC 10BIT 48-LQFP
ManufacturerAnalog Devices Inc
TypeCCD Signal Processor, 10-Bit
AD9806KST datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of AD9806KST

Rohs StatusRoHS non-compliantInput TypeLogic
Output TypeLogicInterface3-Wire Serial
Mounting TypeSurface MountPackage / Case48-LQFP
Analog Front End TypeCCDAnalog Front End CategoryVideo
Interface TypeSerial (3-Wire)Input Voltage Range0.5V
Operating Supply Voltage (min)2.7VOperating Supply Voltage (typ)3.3V
Operating Supply Voltage (max)3.6VResolution10b
Number Of Adc's1Power Supply TypeAnalog/Digital
Operating Temp Range-20C to 85COperating Temperature ClassificationCommercial
MountingSurface MountPin Count48
Package TypeLQFPNumber Of Channels1
Current - Supply-  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
Page 3/12

Download datasheet (129Kb)Embed
PrevNext
CCD-MODE SPECIFICATIONS
Parameter
POWER CONSUMPTION
V
= 2.7
DD
V
= 3.0
DD
V
= 3.3
DD
MAXIMUM CLOCK RATE
CDS
Gain
1
Allowable CCD Reset Transient
1
Max Input Range before Saturation
PGA
Gain Control Resolution
Gain Range (See Figure 5a for Gain Curve)
2
Low Gain (Code 95)
2
Max Gain (1023)
BLACK LEVEL CLAMP
Clamp Level (Selected through Serial Interface E-Reg)
CLP0 (E-Reg 00)
CLP1 (E-Reg 01)
CLP2 (E-Reg 10)
CLP3 (E-Reg 11)
3
SIGNAL-TO-NOISE RATIO
(@ Low PGA Gain)
4
TIMING SPECIFICATIONS
Pipeline Delay
5
Internal Clock Delay
(t
)
ID
Inhibited Clock Period (t
)
INHIBIT
Output Delay (t
)
OD
Output Hold Time (t
)
HOLD
ADCCLK, SHP, SHD Clock Period
ADCCLK High-Level/Low-Level
SHP, SHD Minimum Pulsewidth
SHP Rising Edge to SHD Rising Edge
NOTES
1
Input signal characteristics defined as follows:
500mV TYP
RESET
TRANSIENT
1V MAX
200mV MAX
INPUT
OPTICAL
SIGNAL RANGE
BLACK PIXEL
2
Use equations on page 8 to calculate gain.
3
SNR = 20 log
(Full-Scale Voltage/RMS Output Noise).
10
4
20 pF loading; timing shown in Figure 1.
5
Internal aperture delay for actual sampling edge.
Specifications subject to change without notice.
(T
to T
, AVDD = DVDD = 3.0 V, f
= f
MIN
MAX
ADCCLK
Min
18
1000
–1
32
10
6
47
20
10
20
AD9806
= f
= 18 MHz, unless otherwise noted.)
SHP
SHD
Typ
Max
Unit
65
mW
75
mW
85
mW
MHz
0
dB
500
mV
mV p-p
10
Bits
0
+1
dB
33
34
dB
32
LSB
48
LSB
64
LSB
16
LSB
74
dB
9
Cycles
3
ns
ns
14.5
16
ns
ns
55.6
ns
28
ns
14
ns
28
ns

Related parts for AD9806KST

Part Number DescriptionManufacturer Datasheet
AD9806KSTZ  AD9806KSTZ IC,Data Acquisition Signal Conditioner,4-CHANNEL,10-BIT,QFP,48PIN,PLASTIC Analog Devices Inc
AD9806KSTRL  AD9806KSTRL IC CCD SIGNAL PROC 10BIT 48-LQFP Analog Devices Inc
AD9806KSTZRL  AD9806KSTZRL IC,Data Acquisition Signal Conditioner,4-CHANNEL,10-BIT,QFP,48PIN,PLASTIC Analog Devices Inc
  AD9804AJST IC CCD SIGNAL PROC 10BIT 48-LQFP Analog Devices Inc
  AD9804AJSTRL IC CCD SIGNAL PROC 10BIT 48-LQFP Analog Devices Inc
  AD9805JS IC CCD SIGNAL PROC 10BIT 64-PQFP Analog Devices Inc
  AD9807JS IC CCD SIGNAL PROC 12BIT 64-PQFP Analog Devices Inc
AD9804AJSTZ  AD9804AJSTZ 10 BIT 18 MHZ NO PXGA Analog Devices Inc
AD9804AJSTZRL  AD9804AJSTZRL 10 BIT 18 MHZ NO PXGA Analog Devices Inc
AD9945KCPZ  AD9945KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP Analog Devices Inc
AD9822JRSZ  AD9822JRSZ IC CCD SIGNAL PROC 14BIT 28SSOP Analog Devices Inc
AD9943KCPZ  AD9943KCPZ IC CCD SIGNAL PROCESSOR 32-LFCSP Analog Devices Inc
AD9948KCPZRL  AD9948KCPZRL IC CCD SIGNAL PROCESSOR 40-LFCSP Analog Devices Inc
AD9826KRSZ  AD9826KRSZ IC IMAGE SGNL PROC 16BIT 28-SSOP Analog Devices Inc
AD9949KCPZ  AD9949KCPZ IC CCD SIGNAL PROCESSOR 40-LFCSP Analog Devices Inc