ISL36111DRZ-T7 Intersil, ISL36111DRZ-T7 Datasheet - Page 7

IC EQUALIZER REC 11.1GBPS 16QFN

ISL36111DRZ-T7

Manufacturer Part Number
ISL36111DRZ-T7
Description
IC EQUALIZER REC 11.1GBPS 16QFN
Manufacturer
Intersil
Series
QLx™r
Datasheet

Specifications of ISL36111DRZ-T7

Applications
Data Transport
Voltage - Supply
1.1 V ~ 1.3 V
Package / Case
16-VQFN Exposed Pad, 16-HVQFN, 16-SQFN, 16-DHVQFN
Mounting Type
Surface Mount
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Interface
-
Other names
ISL36111DRZ-T7TR
QLX111RIQT7
QLX111RIQT7-TR
QLX111RIQT7-TR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL36111DRZ-T7
Manufacturer:
Zilog
Quantity:
31
Application Information
Typical application schematic for ISL36111 is shown in Figure 8.
PCB Layout Considerations
Because of the high speed of the ISL36111 signals,
careful PCB layout is critical to maximize performance.
The following guidelines should be adhered to as closely
as possible:
• All high speed differential pair traces should have a
• Avoid using vias for high speed traces as this will
• Input and output traces need to have DC blocking
• For each differential pair, the positive trace and the
• Maintain a constant solid ground plane underneath
• Each V
NOTES:
14. See “Control Pin Boost Setting” on page 5 for information on how to connect the CP pins
15. See “Detection Thereshold (DT) Pin Functionality” on page 6 for details on DT pin operation.
16. Although the filtering network is shown only for one V
characteristic impedance of 50Ω with respect to
ground plane and 100Ω with respect to each other.
create discontinuity in the traces characteristic
impedance.
capacitors (100nF). Capacitors should be placed as
close to the chip as possible.
negative trace need to be of same length in order to
avoid intra-pair skew. Serpentine technique may be
used to match trace lengths.
bypassed to ground through a 47nF and a 100pF
the high-speed differential traces
INPUT SIGNAL
DD
LOSB (output)
pin should be connected to 1.2V and also
FIGURE 8. TYPICAL APPLICATION REFERENCE SCHEMATIC FOR ISL36111
CPA
CPB
DT
7
100nF
100nF
100nF
100nF
1.2V
1
2
3
4
VDD
IN_P
IN_N
LOSB
ISL36111
DD
pin for simplicity, all the V
ISL36111
About Q:ACTIVE
Intersil has long realized that to enable the complex
server clusters of next generation datacenters, it is
critical to manage the signal integrity issues of electrical
interconnects. To address this, Intersil has developed its
groundbreaking Q:ACTIVE® product line. By integrating
its analog ICs inside cabling interconnects, Intersil is able
to achieve unsurpassed improvements in reach, power
consumption, latency, and cable gauge size as well as
increased airflow in tomorrow’s datacenters. This new
technology transforms passive cabling into intelligent
“roadways” that yield lower operating expenses and
capital expenditures for the expanding datacenter.
Intersil Lane Extenders allow greater reach over existing
cabling while reducing the need for thicker cables. This
significantly reduces cable weight and clutter, increases
airflow, and improves power consumption.
capacitor in parallel. Minimize the trace length and
avoid vias between the V
capacitors in order to maximize the power supply
noise rejection.
OUT_N
OUT_P
VDD
VDD
12
11
10
9
47nF
47nF
1.2V
DD
1.2V
pins need to be connected in this way.
100pF
100pF
100nF
100nF
100nF
100nF
DD
®
pin and the bypass
OUTPUT SIGNAL
October 27, 2010
FN6974.1

Related parts for ISL36111DRZ-T7