AD9888KS-205

Manufacturer Part NumberAD9888KS-205
DescriptionIC ANALOG INTRFC 205MSPS 128MQFP
ManufacturerAnalog Devices Inc
AD9888KS-205 datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of AD9888KS-205

Rohs StatusRoHS non-compliantApplicationsGraphic Cards, VGA Interfaces
Interface2-Wire SerialVoltage - Supply3 V ~ 3.6 V
Package / Case128-MQFP, 128-PQFPMounting TypeSurface Mount
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
Page 18/32

Download datasheet (503Kb)Embed
PrevNext
AD9888
Read and
Hex
Write or
Default
Address Read Only
Bits
Value
0EH
R/W
7:0
0******* Sync Control
*1******
**0*****
***0****
****0***
*****0**
******0*
*******0
0FH
R/W
7:1
0*******
*1******
**0*****
***0****
****1***
*****1**
******1*
10H
R/W
7:3
01111*** Sync-on-Green
*****0**
******0*
*******0
11H
R/W
7:0
00100000 Sync Separator
12H
R/W
7:0
00000000 Pre-COAST
13H
R/W
7:0
00000000 Post-COAST
Table V. Control Register Map (continued)
Register Name
Function
Bit 7—Hsync Polarity Override. (Logic 0 = Polarity determined by chip,
Logic 1 = Polarity set by Bit 6 in Register 0EH.)
Bit 6—Hsync Input Polarity. Indicates to the PLL the polarity of the in
coming Hsync signal. (Logic 0 = active low, Logic 1 = active high.)
Bit 5—Hsync Output Polarity. (Logic 0 = Logic High Sync, Logic 1 =
Logic Low Sync).
Bit 4—Active Hsync Override. If set to Logic 1, the user can select the
Hsync to be used via Bit 3. If set to Logic 0, the active interface is selected
via Bit 6 in Register 14H.
Bit 3—Active Hsync Select. Logic 0 selects Hsync as the active sync.
Logic 1 selects Sync-on-Green as the active sync. Note: the indicated
Hsync will be used only if Bit 4 is set to Logic 1 or if both syncs are active
(Bits 1, 7 = Logic 1 in register 14H).
Bit 2—Vsync Output Invert. (Logic 0 = Invert, Logic 1 = No Invert.)
Bit 1—Active Vsync Override. If set to Logic 1, the user can select the
Vsync to be used via Bit 0. If set to Logic 0, the active interface is selected
via Bit 3 in Register 14H.
Bit 0—Active Vsync Select. Logic 0 selects Raw Vsync as the output Vsync.
Logic 1 selects Sync Separated Vsync as the output Vsync. Note: The indi-
cated Vsync will be used only if Bit 1 is set to Logic 1.
Bit 7—Clamp Function. Chooses between Hsync for Clamp signal or
another external signal to be used for clamping. (Logic 0 = Hsync,
Logic 1 = Clamp.)
Bit 6—Clamp Polarity. Valid only with external Clamp signal. (Logic 0 =
active high, Logic 1 selects active low.)
Bit 5—COAST select. Logic 0 selects the coast input pin to be used for the
PLL coast. Logic 1 selects Vsync to be used for the PLL coast.
Bit 4—COAST Polarity Override. (Logic 0 = Polarity determined by chip,
Logic 1 = Polarity set by Bit 3 in Register 0FH.)
Bit 3—COAST Polarity. Changes polarity of external COAST signal.
(Logic = 0 = active low, Logic 1 = active high.)
Bit 2—Seek Mode Override. (Logic 1 = allow low-power mode, Logic 0 =
disallow low power mode.)
Bit 1—PWRDN. Full Chip Power-Down, active low. (Logic 0 = Full Chip
Power-Down, Logic 1 = normal.)
Sync-on-Green Threshold — Sets the voltage level of the Sync-on-Green
Threshold
slicer’s comparator.
Bit 2—Red Clamp Select – Logic 0 selects clamp to ground. Logic 1 selects
clamp to midscale (voltage at Pin 9).
Bit 1—Blue Clamp Select – Logic 0 selects clamp to ground. Logic 1 selects
clamp to midscale (voltage at Pin 24).
Bit 0—Must be set to 1 for proper operation.
Sync Separator Threshold – Sets how many internal 5 MHz clock periods
Threshold
the sync separator will count to before toggling high or low. This should be
set to some number greater than the maximum Hsync or equalization
pulsewidth.
Pre-COAST – Sets the number of Hsync periods that coast becomes active
prior to Vsync.
Post-COAST – Sets the number of Hsync periods that coast stays active
following Vsync.
–18–
REV. B

Related parts for AD9888KS-205

Part Number DescriptionManufacturer Datasheet
AD9888KSZ-170  AD9888KSZ-170 IC ANALOG INTRFC 170MSPS 128MQFP Analog Devices Inc
  AD9888KS-170 IC ANALOG INTRFC 170MSPS 128MQFP Analog Devices Inc
AD9888KSZ-140  AD9888KSZ-140 IC FLAT PANEL INTERFACE 128-MQFP Analog Devices Inc
  AD9888KS-100 IC FLAT PANEL INTERFACE 128-MQFP Analog Devices Inc
  AD9888KS-140 IC FLAT PANEL INTERFACE 128-MQFP Analog Devices Inc
AD9888KSZ-100  AD9888KSZ-100 IC,TV/VIDEO CIRCUIT,Video Digitizer,CMOS,QFP,128PIN,PLASTIC Analog Devices Inc
AD9888KSZ-205  AD9888KSZ-205 IC,TV/VIDEO CIRCUIT,Video Digitizer,CMOS,QFP,128PIN,PLASTIC Analog Devices Inc
  AD9884 AD9884100 MSPS/140 MSPS Analog Flat Panel Interface Analog Devices
AD9883AKSTZ-140  AD9883AKSTZ-140 IC FLAT PANEL INTERFACE 80-LQFP Analog Devices Inc
AD9883AKSTZ-110  AD9883AKSTZ-110 IC FLAT PANEL INTERFACE 80-LQFP Analog Devices Inc
AD9882AKSTZ-100  AD9882AKSTZ-100 IC INTERFACE/DVI 100MHZ 100LQFP Analog Devices Inc
AD9887AKSZ-170  AD9887AKSZ-170 IC INTRFACE ANALOG/DVI 160-MQFP Analog Devices Inc
  AD9882KST-140 IC INTERFACE/DVI 100MHZ 100LQFP Analog Devices Inc
  AD9882KST-100 IC INTERFACE/DVI 100MHZ 100LQFP Analog Devices Inc
AD9887AKS-100  AD9887AKS-100 IC INTRFACE ANALOG/DVI 160-MQFP Analog Devices Inc