IC INTERFACE CIRCUIT 44 TQFP

 

STLC3055Q

Manufacturer Part NumberSTLC3055Q
DescriptionIC INTERFACE CIRCUIT 44 TQFP
ManufacturerSTMicroelectronics
STLC3055Q datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of STLC3055Q

Applications*Interface*
Voltage - Supply*Package / Case44-LQFP
Mounting TypeSurface MountLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names497-2145  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
Page 18/34

Download datasheet (320Kb)Embed
PrevNext
Application information
Table 10.
External components (continued)
Name
Function
Positive supply filter capacitor
CVpos
with low impedance for switch
mode power supply
Battery supply filter capacitor
CV
with low impedance for switch
mode power supply
CVB
High frequency noise filter
(3)
CRD
High frequency noise filter
DC/DC converter switch P-
Q1
channel MOS transistor
D1
DC/DC converter series diode
DC/DC converter peak current
RSENSE
limiting
Negative battery programming
RF1
level
Negative battery programming
RF2
level
L
DC/DC converter inductor
1. CVpos should be defined depending on the power supply current capability and maximum allowable ripple.
2. For low ripple application use 2 x 47 μF in parallel.
3. Can be saved if proper PCB layout avoid noise coupling on RD pin (high impedance input).
4
RF1 sets the self generated battery voltage in Ring and Active (Il=0) mode as follows:
267 kΩ
V
-46 V
BAT(ACTIVE)
V
-62 V
BATR(RING)
V
should be defined considering the ring peak level required (Vringpeak=V
BATR
provided that the Vpos power supply current capability and the RSENSE programming allow to source all the current
requested by the particular ringer load configuration.
For high efficiency in HI-Z mode coil resistance @125 kHz must be < 3 Ω
5
Table 11.
External components @gain set = 0
Name
Function
RS
Protection resistance image
ZAC
Two wire AC impedance
SLIC impedance balancing
(1)
ZA
network
18/34
Formula
RDS(ON) ≤ 1.2 Ω,VDS = -100 V
Total gate charge = 20 nC max.
with VGS = 4.5 V and VDS = 1 V
ID > 500 mA
≤ 50 ns
V
> 100 V, t
r
RR
R
= 100 mV/I
SENSE
PK
(4)
250 kΩ < RF1 < 300 kΩ
DC resistance ≤ 0.1 Ω
(5)
280 kΩ
294 kΩ
-48 V
-49 V
-65 V
-68 V
-6 V typ.). The above relation is valid
BATR
Formula
RS = 50 ⋅ (2Rp)
ZAC = 50 ⋅ (Zs - 2Rp)
ZA = 50 ⋅ Zs
STLC3055N
Typ. value
100 μF
(1)
100 μF 20% 100 V
(2)
470 nF 20% 100 V
100 nF 10% 15 V
Possible choiches:
IRF9510 or IRF9520 or
IRF9120 or equivalent
SMBYW01-200
or equivalent
110 mΩ
@I
= 900 mA
PK
300 kΩ 1%
@ V
= -70 V
BATR
9.1 kΩ 1 %
L=100 μH
SUMIDA CDRH125 or equivalent
300 kΩ
-50 V
-70 V
Typ. value
5 kΩ @ Rp = 50 Ω
25 kΩ 1% @ Zs = 600 Ω
30 kΩ 1% @ Zs = 600 Ω