IC INTERFACE CIRCUIT 44 TQFP

 

STLC3055Q

Manufacturer Part NumberSTLC3055Q
DescriptionIC INTERFACE CIRCUIT 44 TQFP
ManufacturerSTMicroelectronics
STLC3055Q datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of STLC3055Q

Applications*Interface*
Voltage - Supply*Package / Case44-LQFP
Mounting TypeSurface MountLead Free Status / RoHS StatusContains lead / RoHS non-compliant
Other names497-2145  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
Page 9/34

Download datasheet (320Kb)Embed
PrevNext
STLC3055N
4
Functional description
The STLC3055N is a device specifically developed for WLL VoIP and ISDN-TA applications.
It is based on a SLIC core, on purpose optimised for these applications, with the addition of
a DC/DC converter controller to fulfil the WLL and ISDN-TA design requirements.
The SLIC performs the standard feeding, signalling and transmission functions.
It can be set in four different operating modes via the D0, D1, D2 pins of the control logic
interface (0 to 3.3 V logic levels). The loop status is carried out on the DET pin (active low).
The DET pin is an open drain output to allow easy interfacing with both 3.3 V and 5 V logic
levels.
The four possible SLIC’s operating modes are:
Power down
High impedance feeding (HI-Z)
Active
Ringing
Table 6
shows how to set the different SLIC operating modes.
Table 6.
SLIC operating modes.
PD
D0
0
0
1
0
1
0
1
0
1
1
1
1
1
1
4.1
DC/DC converter
The DC/DC converter controller is driving an external power MOS transistor (P-channel) in
order to generate the negative battery voltage needed for device operation.
The DC/DC converter controller is synchronised with an external CLK (125 kHz typ.) or with
an internal clock generated when the pin CLK is connected to CVCC. One sensing resistor
in series to Vpos supply allows to fix the maximum allowed input peak current. This feature
is implemented in order to avoid overload on Vpos supply in case of line transient (ex. ring
trip detection).
The typical value is obtained for a sensing resistor equal to 110 mΩ that will guarantee an
average current consumption from Vpos < 700 mA. When in on-hook the self generated
battery voltage is set to a predefined value.
This value can be adjusted via one external resistor (RF1) and it is typical -50 V. When
RING mode is selected this value is increased to -70 V typ.
D1
D2
0
X
Power down
0
X
H.I. feeding (HI-Z)
1
0
Active normal polarity
1
1
Active reverse polarity
1
0
Active TTX injection (N.P.)
1
1
Active TTX injection (R.P.)
0
0/1
Ring (D2 bit toggles @ fring)
Functional description
Operating mode
9/34