LFXP6C-3QN208I

Manufacturer Part NumberLFXP6C-3QN208I
DescriptionIC FPGA 5.8KLUTS 142I/O 208-PQFP
ManufacturerLattice
LFXP6C-3QN208I datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

Select quantity

 

Specifications of LFXP6C-3QN208I

Lead Free Status / Rohs StatusLead free / RoHS Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
Page 231
232
Page 232
233
Page 233
234
Page 234
235
Page 235
236
Page 236
237
Page 237
238
Page 238
239
Page 239
240
Page 240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
Page 236/397

Download datasheet (10Mb)Embed
PrevNext
Lattice Semiconductor
• The DDR SDRAM interface supports the SSTL25 I/O standard, therefore the interface pins should be
assigned as SSTL25 I/O type.
• When implementing a DDR interface, the VREF1 of the bank is used to provide the reference voltage for the
interface pins.
• Appendix F shows DDR400 implementation results of the LatticeEC Advanced Evaluation Board.
QDR II Interface
QDR II SRAM is a new memory technology defined by a number of leading memory vendors for high-performance
and high-bandwidth communication applications. QDR is a synchronous pipelined burst SRAM with two separate
unidirectional data buses dedicated for read and write operations running at double data rate. Both the QDR II read
and write interfaces use HSTL 1.8V I/O standard.
A QDR II memory controller can be easily implemented using the LatticeECP/EC and LatticeXP devices by taking
advantage of the DDR I/O registers. For LatticeECP/EC and LatticeXP devices, ODDRXB primitives are used on
the QDR outputs and PFU registers are used on the QDR inputs to implement the DDR interface. To see the details
of this implementation refer to Lattice reference design RD1019, QDR Memory Controller on the Lattice web site at
www.latticesemi.com.
FCRAM (Fast Cycle Random Access Memory) Interface
FCRAM is a DDR-type DRAM, which performs data output at both the rising and the falling edges of the clock.
FCRAM devices operate at a core voltage of 2.5V with SSTL Class II I/O. It has enhanced both the core and
peripheral logic of the SDRAM. In FCRAM the address and command signals are synchronized with the clock
input, and the data pins are synchronized with the DQS signal. Data output takes place at both the rising and falling
edges of the DQS. DQS is in phase with the clock input of the device. The DDR SDRAM and DDR FCRAM control-
ler will have different pin outs.
LatticeECP/EC and LatticeXP devices can implement an FCRAM interface using the dedicated DQS logic, input
DDR registers and output DDR registers as described in the Implementing Memory Interfaces section of this docu-
ment. Generation of address and control signals for FCRAM are different compared to the DDR SDRAM devices.
Please refer to the FCRAM data sheets to see detailed specifications. Toshiba, Inc. and Fujitsu, Inc. offer FCRAM
devices in 256Mb densities. They are available in x8 or x16 configurations.
Generic High Speed DDR Implementation
In addition to the DDR memory interface, users can use the I/O logic registers to implement a high speed DDR
interface. DDR data write operations can be implemented using the DDR output registers similar to the memory
interface implementation using the ODDRXB primitives.
On the input side, the read interface can be implemented using the core logic PFU registers. The PFU register next
to the I/O cells can be used to de-mux the DDR data to single data rate data. This method of implementing DDR
can run at 300 MHz when accompanied by proper preferences in the software. The HDL and the preferences to
implement this DDR interface are listed in Appendix D of this document.
Board Design Guidelines
The most common challenge associated with implementing DDR memory interfaces is the board design and lay-
out. Users must strictly follow the guidelines recommended by memory device vendors.
Some common recommendations include matching trace lengths of interface signals to avoid skew, proper DQ-
DQS signal grouping, proper termination of the SSTL2 I/O standard, proper VREF and VTT generation decoupling
and proper PCB routing.
LatticeECP/EC and LatticeXP
10-17
DDR Usage Guide

Related parts for LFXP6C-3QN208I

Part Number DescriptionManufacturer Datasheet
  LFXP6C-3QN208C FPGA - Field Programmable Gate Array 5.8K LUTS 142 I/O Lattice
  LFXP6C-3Q208C IC FPGA 5.8KLUTS 142I/O 208-PQFP Lattice
  LFXP6C-3F256I IC FPGA 5.8KLUTS 188I/O 256-BGA Lattice
  LFXP6C4TN144C3I QFP-144 Lattice Semiconductor Corp.
  LFXP6C5QN208C QFP208 Lattice Semiconductor Corp.
  LFXP6C-4FN256C-3I Lattice Semiconductor Corp.
  LFXP6C-5F256-4I Lattice Semiconductor Corp.
  LFXP6C-4TN144I FPGA - Field Programmable Gate Array 5.8K LUTs 100 IO 1.8 /2.5/3.3V -4 Spd I Lattice
  LFXP6C-4QN208C FPGA - Field Programmable Gate Array 5.8K LUTs 142 IO 1.8 /2.5/3.3V -4 Spd Lattice
  LFXP6C-5TN144C FPGA - Field Programmable Gate Array 5.8K LUTS 100 I/O Lattice
LFXP6C-4FN256C  LFXP6C-4FN256C FPGA - Field Programmable Gate Array 5.8K LUTs 188 I/O 1.8/2.5/3.3V -4 Spd Lattice
LFXP6C-5QN208C  LFXP6C-5QN208C FPGA, 1.8V FLASH, INSTANT ON, SMD LATTICE SEMICONDUCTOR
  LFXP6C-4F256I FPGA LatticeXP Family 6000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray LATTICE SEMICONDUCTOR
  LFXP6C-5F256C FPGA LatticeXP Family 6000 Cells 400MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray LATTICE SEMICONDUCTOR
  LFXP6C-4QN208I FPGA LatticeXP Family 6000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 208-Pin PQFP Tray Lattice