LFE2M70E-7FN900C | |
|---|---|
| Manufacturer Part Number | LFE2M70E-7FN900C |
| Description | IC FPGA 50KLUTS 410I/O 900-BGA |
| Manufacturer | Lattice |
| LFE2M70E-7FN900C datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of LFE2M70E-7FN900C | |||
|---|---|---|---|
| Lead Free Status / Rohs Status | Lead free / RoHS Compliant | Other names | 220-1220 |
PrevNext
Lattice Semiconductor
PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin
PICs Associated with
DQS Strobe
For Left and Right Edges of the Device
P[Edge] [n-4]
P[Edge] [n-3]
P[Edge] [n-2]
P[Edge] [n-1]
P[Edge] [n]
P[Edge] [n+1]
P[Edge] [n+2]
P[Edge] [n+3]
For Bottom Edge of the Device
P[Edge] [n-4]
P[Edge] [n-3]
P[Edge] [n-2]
P[Edge] [n-1]
P[Edge] [n]
P[Edge] [n+1]
P[Edge] [n+2]
P[Edge] [n+3]
P[Edge] [n+4]
Notes:
1. “n” is a row PIC number.
2. The DDR interface is designed for memories that support one DQS strobe up to 15 bits
of data for the left and right edges and up to 17 bits of data for the bottom edge. In some
packages, all the potential DDR data (DQ) pins may not be available. PIC numbering
definitions are provided in the “Signal Names” column of the Signal Descriptions table.
LatticeECP2/M Family Data Sheet
DDR Strobe (DQS) and
PIO Within PIC
Data (DQ) Pins
A
DQ
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
[Edge]DQSn
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
[Edge]DQSn
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
A
DQ
B
DQ
4-4
Pinout Information
Related parts for LFE2M70E-7FN900C | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
Lattice Semiconductor Corp. |
|
|
|
|
IC, LATTICEECP2M FPGA, 420MHZ, FPBGA-900 | LATTICE SEMICONDUCTOR |
|
|
|
IC, LATTICEECP2M FPGA, 420MHZ, FPBGA-900 | LATTICE SEMICONDUCTOR |
|
|
|
IC FPGA 50KLUTS 410I/O 900-BGA | Lattice |
|
|
|
IC FPGA 67KLUTS 1152FPBGA | Lattice |
|
|
|
IC FPGA 67KLUTS 900FPBGA | Lattice |
|
|
|
IC FPGA 67KLUTS 1152FPBGA | Lattice |
|
|
|
IC FPGA 67KLUTS 1152FPBGA | Lattice |
|
|
|
IC FPGA 67KLUTS 1152FPBGA | Lattice |
|
|
|
IC FPGA 67KLUTS 1152FPBGA | Lattice | |
|
|
IC FPGA 67KLUTS 900FPBGA | Lattice |
|
|
|
IC FPGA 67KLUTS 1152FPBGA | Lattice | |
|
|
IC FPGA 67KLUTS 900FPBGA | Lattice |
|
|
|
IC FPGA 67KLUTS 900FPBGA | Lattice |
|
|
|
IC FPGA 67KLUTS 1152FPBGA | Lattice |
|
