ADP5034ACPZ-1-R7

Manufacturer Part NumberADP5034ACPZ-1-R7
DescriptionIC REG BUCK DUAL 3MHZ 24-LFCSP
ManufacturerAnalog Devices Inc
Series-
ADP5034ACPZ-1-R7 datasheets

Availability: By request

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of ADP5034ACPZ-1-R7

TopologyStep-Down (Buck) Synchronous (2), Linear (LDO) (2)FunctionAny Function
Number Of Outputs4Frequency - Switching3MHz
Voltage/current - Output 10.8 V ~ 3.8 V, 1.2AVoltage/current - Output 20.8 V ~ 3.8 V, 1.2A
Voltage/current - Output 30.8 V ~ 4.75 V, 300mAW/led DriverNo
W/supervisorNoW/sequencerNo
Voltage - Supply2.3 V ~ 5.5 VOperating Temperature-40°C ~ 125°C
Mounting Type*Package / Case*
Operating Temperature Range-40°C To +125°CNo. Of Regulated Outputs4
Supply Voltage5.5VNo. Of Step-down Dc - Dc Converters2
Digital Ic Case StyleLFCSPNo. Of Ldo Regulators2
Leaded Process CompatibleYesPeak Reflow Compatible (260 C)Yes
Rohs CompliantYesLead Free Status / Rohs StatusLead free / RoHS Compliant
Other namesADP5034ACPZ-1-R7TR  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
Page 24/28

Download datasheet (659Kb)Embed
PrevNext
ADP5034
PCB LAYOUT GUIDELINES
Poor layout can affect ADP5034 performance, causing electro-
magnetic interference (EMI) and electromagnetic compatibility
(EMC) problems, ground bounce, and voltage losses. Poor
layout can also affect regulation and stability. A good layout is
implemented using the following guidelines. Also, refer to the
UG-271
user guide.
Place the inductor, input capacitor, and output capacitor
close to the IC using short tracks. These components carry
high switching frequencies, and large tracks act as antennas.
Route the output voltage path away from the inductor and
SW node to minimize noise and magnetic interference.
Maximize the size of ground metal on the component side
to help with thermal dissipation.
Use a ground plane with several vias connecting to the
component side ground to further reduce noise
interference on sensitive circuit nodes.
Connect VIN1, VIN2, and AVIN together close to the IC
using short tracks.
Rev. 0 | Page 24 of 28