CLC011BCQ National Semiconductor, CLC011BCQ Datasheet

74C3333

CLC011BCQ

Manufacturer Part Number
CLC011BCQ
Description
74C3333
Manufacturer
National Semiconductor
Datasheet

Specifications of CLC011BCQ

Resolution (bits)
10bit
Input Format
Digital
Output Format
Digital
No. Of Input Channels
2
Supply Voltage Range
4.5V To 5.5V
Operating Temperature Range
0°C To +70°C
Tv / Video Case Style
LCC
Rohs Compliant
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CLC011BCQ
Manufacturer:
NSC
Quantity:
5 600
Part Number:
CLC011BCQ
Manufacturer:
NS
Quantity:
1 000
Part Number:
CLC011BCQ
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
CLC011BCQ/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
© 2002 National Semiconductor Corporation
CLC011
Serial Digital Video Decoder
General Description
National’s Comlinear CLC011, Serial Digital Video Decoder,
decodes and descrambles SMPTE 259M standard Serial
Digital Video datastreams with serial clock into 10-bit parallel
words and a corresponding word-rate clock. SMPTE 259M
standard parallel data is encoded and scrambled using a
9-bit shift register and is also converted from NRZ to NRZI.
The CLC011 restores the original parallel data by reversing
the encoding process. The CLC011 also extracts timing
information embedded in the SDV data. These reserved
code words, known as Timing Reference Signals (TRS),
indicate the start and end of each active video line. By
decoding the TRS, the CLC011 correctly identifies the word
boundaries of the encoded input data. Detection of the TRS
reserved codes is indicated by low-true signals at the TRS
and End of Active Video (EAV) outputs.
The CLC011’s design using current-mode logic (CML) re-
duces noise injection into the power supply thereby easing
board layout and interfacing. The CMOS compatible outputs,
Block Diagram
DS100086
which feature controlled rise and fall times, may be set for
either 3.3V or 5V swings with the VDP and VCP inputs.
The CLC011 Serial Digital Video Decoder, CLC014 Adaptive
Cable Equalizer and the CLC016 Data Retiming PLL com-
bine to provide a complete Serial Digital Video receiver
system.
The CLC011 is packaged in a 28-pin PLCC.
Features
n Data decoding and deserializing
n CLC011B operates to 360Mbps
n Low noise injection to power supplies
n Single +5V or −5.2V supply operation
n Output levels programmable for interface to 5V or 3.3V
n Low power
n Low cost
logic
www.national.com
July 2002
10008601

Related parts for CLC011BCQ

CLC011BCQ Summary of contents

Page 1

... The CMOS compatible outputs, Block Diagram © 2002 National Semiconductor Corporation which feature controlled rise and fall times, may be set for either 3. swings with the VDP and VCP inputs. ...

Page 2

... PD0–9 17, Parallel data outputs. 19–25, 27, 28 VDP 18 Parallel data high level programming pin. The voltage at this supply pin defines the logic high level for the data outputs. www.national.com 10008602 28-Pin PLCC Order Number CLC011BCQ See NS Package Number V28A Description 2 ...

Page 3

... Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage (V – Storage Temperature Range Junction Temperature ESD Rating (HBM) PDx other Package Thermal Resistance θ 28-Pin PLCC JA Electrical Characteristics ...

Page 4

Electrical Characteristics Note 2: Min/Max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters. Note 3: Nominal position of rising edge of serial clock is at the ...

Page 5

Overview The CLC011, Serial Digital Video Decoder, decodes and descrambles SMPTE 259M standard Serial Digital Video datastreams into 10-bit parallel words and a corresponding word-rate clock. The following information describes: • the CLC011 operation, • recommended interface circuitry, and • ...

Page 6

Input Interfacing—Control Inputs (Continued) and a TRS, out of phase with the current PCLK, is received, output NSP will go high. However, the phase of PCLK will not be adjusted. NSP will remain high until a TRS, in-phase with the ...

Page 7

Output Interface—Control Outputs PCLK (Parallel Clock): The parallel output or word clock, PCLK, is synchronous with the parallel data outputs, PD0–9. The rising edge of PCLK is located at the center of the parallel data window. TRS (Timing Reference Signal): ...

Page 8

... National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. inches (millimeters) Order Number CLC011BCQ NS Package Number V28A 2. A critical component is any component of a life ...

Related keywords