M58BW016DB80T3F

Manufacturer Part NumberM58BW016DB80T3F
ManufacturerMicron Technology Inc
M58BW016DB80T3F datasheet
 

Specifications of M58BW016DB80T3F

Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
Page 23/70

Download datasheet (2Mb)Embed
PrevNext
M58BW016DT, M58BW016DB, M58BW016FT, M58BW016FB
3.3
Burst configuration register
The burst configuration register is used to configure the type of bus access that the memory
will perform.
The burst configuration register is set through the command interface and will retain its
information until it is re-configured, the device is reset, or the device goes into reset/power-
down mode. The burst configuration register bits are described in
selection of the burst length, burst type, burst X and Y latencies and the read operation.
Refer to
Figure 4
3.3.1
Read select bit (M15)
The read select bit, M15, is used to switch between asynchronous and synchronous bus
read operations. When the read select bit is set to ’1’, bus read operations are
asynchronous; when the read select bit is set to ’0’, bus read operations are synchronous.
On reset or power-up the read select bit is set to’1’ for asynchronous accesses.
3.3.2
X-Latency bits (M14-M11)
The X-Latency bits are used during synchronous bus read operations to set the number of
clock cycles between the address being latched and the first data becoming available. For
correct operation the X-Latency bits can only assume the values in
configuration
register. The X-Latency bits should also be selected in conjunction with
Table 8: Burst type definition
3.3.3
Y-Latency bit (M9)
The Y-Latency bit is used during synchronous bus read operations to set the number of
clock cycles between consecutive reads. The Y-Latency value depends on both the X-
Latency value and the setting in M9.
When the Y-Latency is ‘1’ the data changes each clock cycle; when the Y-Latency is ‘2’ the
data changes every second clock cycle. See
Table 8: Burst type definition
clock frequency.
3.3.4
Valid data ready bit (M8)
The valid data ready bit controls the timing of the valid data ready output pin, R. When the
valid data ready bit is ’0’ the valid data ready output pin is driven Low for the active clock
edge when invalid data is output on the bus. When the valid data ready bit is ’1’ the valid
data ready output pin is driven Low one clock cycle prior to invalid data being output on the
bus.
3.3.5
Burst type bit (M7)
The burst type bit is used to configure the sequence of addresses read as sequential or
interleaved. When the burst type bit is ’0’ the memory outputs from interleaved addresses;
when the burst type bit is ’1’ the memory outputs from sequential addresses. See
Burst type
definition, for the sequence of addresses output from a given starting address in
each mode.
and
Figure 5
for examples of synchronous burst configurations.
to ensure valid settings.
Table 7: Burst configuration
for valid combinations of the Y-Latency, the X-Latency and the
Bus operations
Table
7. They specify the
Table 7: Burst
register, and
Table 8:
23/70