M58BW016DB80T3F

Manufacturer Part NumberM58BW016DB80T3F
ManufacturerMicron Technology Inc
M58BW016DB80T3F datasheet
 


Specifications of M58BW016DB80T3F

Lead Free Status / Rohs StatusNot Compliant  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
Page 32/70

Download datasheet (2Mb)Embed
PrevNext
Command interface
4.10
Set Burst Configuration Register command
The Set Burst Configuration Register command is used to write a new value to the burst
configuration control register which defines the burst length, type, X and Y latencies,
synchronous/asynchronous read mode and the valid clock edge configuration.
Two bus write cycles are required to issue the Set Burst Configuration Register command.
The first cycle writes the setup command and the address corresponding to the set burst
configuration register content. The second cycle writes the burst configuration register data
and the confirm command. Once the command is issued the memory returns to read mode
as if a Read Memory Array command had been issued.
The value for the burst configuration register is always presented on A0-A15. M0 is on A0,
M1 on A1, etc.; the other address bits are ignored.
Table 9.
Commands
Command
Read Memory Array
Read Electronic Signature
(manufacturer code)
Read Electronic Signature
(device code)
Read Electronic Signature
(burst configuration register)
Read Status Register
Read Query
Clear Status Register
Block Erase
Program
Program/Erase Suspend
Program/Erase Resume
Set Burst Configuration Register
1. X = Don’t care; RA = Read Address, RD = Read Data, ID = Device Code, SRD = Status Register Data, PA
= Program Address; PD = Program Data, QA = Query Address, QD = Query Data, BA = Any address in the
Block, BCR = Burst Configuration Register value.
32/70
M58BW016DT, M58BW016DB, M58BW016FT, M58BW016FB
(1)
1st cycle
Op.
Addr.
2
Write
X
2
Write
X
2
Write
X
2
Write
X
2
Write
X
2
Write
X
1
Write
X
2
Write
X
2
Write
X
1
Write
X
1
Write
X
2
Write
X
Bus operations
2nd cycle
Data
Op.
Addr.
Data
FFh
Read
RA
RD
90h
Read
00000h
20h
90h
Read
00001h
IDh
90h
Read
00005h
BCRh
70h
Read
X
SRDh
98h
Read
QAh
QDh
50h
20h
Write
BAh
D0h
40h
Write
PA
PD
10h
B0h
D0h
60h
Write
BCRh
03h