W49F002U-12B Winbond Electronics, W49F002U-12B Datasheet - Page 7

no-image

W49F002U-12B

Manufacturer Part Number
W49F002U-12B
Description
Manufacturer
Winbond Electronics
Datasheet

Specifications of W49F002U-12B

Density
2Mb
Access Time (max)
120ns
Interface Type
Parallel
Boot Type
Top
Address Bus
18b
Operating Supply Voltage (typ)
5V
Operating Temp Range
0C to 70C
Package Type
PDIP
Program/erase Volt (typ)
5V
Sync/async
Asynchronous
Operating Temperature Classification
Commercial
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Word Size
8b
Number Of Words
256K
Supply Current
50mA
Mounting
Through Hole
Pin Count
32
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W49F002U-12B
Manufacturer:
WINBOND
Quantity:
5 670
Part Number:
W49F002U-12B
Manufacturer:
WINBOND
Quantity:
5 670
Part Number:
W49F002U-12B
Manufacturer:
Winbond
Quantity:
11
Part Number:
W49F002U-12B
Manufacturer:
DENSO
Quantity:
6 223
Part Number:
W49F002U-12B
Manufacturer:
WINBOND
Quantity:
46
Part Number:
W49F002U-12B
Manufacturer:
WINBOND
Quantity:
673
For chip erase, the Data Polling is valid after the rising edge of the sixth pulse in the six #WE write
pulse sequence. For sector erase, the Data Polling is valid after the last rising edge of the sector erase
#WE pulse.
Just prior to the completion of Embedded Algorithm operations DQ7 may change asynchronously while
the output enable (#OE) is asserted low. This means that the device is driving status information on
DQ7 at one instant of time and then that byte s valid data at the next instant of time. Depending on
when the system samples the DQ7 output, it may read the status or valid data. Even if the device has
completed the Embedded Algorithm operations and DQ7 has a valid data, the data outputs on DQ0 –
DQ6 may be still invalid. The valid data on DQ0
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded
Erase Algorithm, or sector erase time-out (see "Command Definitions").
See " #DATA Polling During Embedded Algorithm Timing Diagrams".
DQ6: Toggle Bit
The W49F002U also features the "Toggle Bit" as a method to indicate to the host system that the
embedded algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (#OE toggling)
data from the device at any address will result in DQ6 toggling between one and zero. Once the
Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will
be read on the next successive attempt. During programming, the Toggle Bit is valid after the rising
edge of the fourth #WE pulse in the four write pulse sequence. For chip erase, the Toggle Bit is valid
after the rising edge of the sixth #WE pulse in the six write pulse sequence. For Sector erase, the
Toggle Bit is valid after the last rising edge of the sector erase #WE pulse. The Toggle Bit is active
during the sector erase time-out.
TABLE OF OPERATING MODES
Device Bus Operations
Read
Write
Write Inhibit
Standby
Output Disable
Reset
MODE
#CE
V
V
V
V
V
V
X
IH
IH
IH
IL
IL
IL
#OE
V
V
V
X
X
X
X
IH
IH
IL
#WE
V
V
V
V
X
X
X
DQ7 will be read on the successive read attempts.
IH
IH
IL
IL
- 7 -
#RESET
V
V
V
V
V
V
X
IH
IH
IH
IH
IH
IL
Publication Release Date: February 21, 2002
PIN
A0
Ain
Ain
X
X
X
X
X
A17
W49F002U
High Z/DOUT
High Z/DOUT
DQ0
High Z
High Z
High Z
Dout
Din
Revision A6
DQ7

Related parts for W49F002U-12B