MC68HC711E9FU

Manufacturer Part NumberMC68HC711E9FU
ManufacturerFreescale Semiconductor
MC68HC711E9FU datasheet
 

Specifications of MC68HC711E9FU

Cpu FamilyHC11Device Core Size8b
Frequency (max)4MHzInterface TypeSCI/SPI
Program Memory TypeEPROMProgram Memory Size12KB
Total Internal Ram Size512Byte# I/os (max)38
Number Of Timers - General Purpose8Operating Supply Voltage (typ)3.3/5V
Operating Supply Voltage (max)5.5VOperating Supply Voltage (min)3V
On-chip Adc8-chx8-bitInstruction Set ArchitectureCISC
Operating Temp Range0C to 70COperating Temperature ClassificationCommercial
MountingSurface MountPin Count64
Package TypePQFPLead Free Status / Rohs StatusNot Compliant
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
Page 161
162
Page 162
163
Page 163
164
Page 164
165
Page 165
166
Page 166
167
Page 167
168
Page 168
169
Page 169
170
Page 170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
Page 169/242

Download datasheet (2Mb)Embed
PrevNext
10.16 MC68L11E9/E20 Expansion Bus Timing Characteristics
Num
Characteristic
Frequency of operation (E-clock frequency)
1
Cycle time
Pulse width, E low, PW
= 1/2 t
2
EL
Pulse width, E high, PW
= 1/2 t
3
EH
4a
E and AS rise time
4b
E and AS fall time
(2) (2)a
9
Address hold time
, t
AH
Non-multiplexed address valid time to E rise
12
t
= PW
–(t
+ 80 ns)
AV
EL
ASD
17
Read data setup time
Read data hold time , max = t
18
19
Write data delay time, t
= 1/8 t
DDW
21
Write data hold time, t
= 1/8 t
DHW
Multiplexed address valid time to E rise
22
t
= PW
–(t
+ 90 ns)
AVM
EL
ASD
Multiplexed address valid time to AS fall
24
t
= PW
–70 ns
ASL
ASH
25
Multiplexed address hold time, t
26
Delay time, E to AS rise, t
ASD
Pulse width, AS high, PW
27
ASH
28
Delay time, AS to E rise, t
ASED
(3)a
MPU address access time
29
t
= t
–(PW
–t
ACCA
CYC
EL
AVM
MPU access time, t
= PW
35
ACCE
Multiplexed address delay (Previous cycle MPU read)
36
(2)a
t
= t
+ 30 ns
MAD
ASD
1. V
= 3.0 Vdc to 5.5 Vdc, V
= 0 Vdc, T
DD
SS
otherwise noted
2. Input clocks with duty cycles other than 50% affect bus performance. Timing parameters affected by input clock duty cycle
are identified by (a) and (b). To recalculate the approximate bus timing values, substitute the following expressions in place
of 1/8 t
in the above formulas, where applicable:
CYC
(a) (1–dc) × 1/4 t
CYC
(b) dc × 1/4 t
CYC
Where:
dc is the decimal value of duty cycle percentage (high time).
Freescale Semiconductor
MC68L11E9/E20 Expansion Bus Timing Characteristics
(1)
–25 ns
CYC
–30 ns
CYC
= 1/8 t
–30 ns
CYC
(2)a
MAD
(2)a
+ 70 ns
CYC
(2)a
–30 ns
CYC
(2)a
(2)b
= 1/8 t
–30 ns
AHL
CYC
(2)a
= 1/8 t
–5 ns
CYC
= 1/4 t
–30 ns
CYC
(2)b
= 1/8 t
–5 ns
CYC
) –t
–t
DSR
f
–t
EH
DSR
= T
to T
, all timing is shown with respect to 20% V
A
L
H
M68HC11E Family Data Sheet, Rev. 5.1
1.0 MHz
2.0 MHz
Symbol
Min
Max
Min
f
dc
1.0
dc
o
t
1000
500
CYC
PW
475
225
EL
PW
470
220
EH
t
25
r
t
25
f
t
95
33
AH
t
275
88
AV
t
30
30
DSR
t
0
150
0
DHR
t
195
DDW
t
95
33
DHW
t
268
78
AVM
t
150
25
ASL
t
95
33
AHL
t
120
58
ASD
PW
220
95
ASH
t
120
58
ASED
t
735
298
ACCA
t
440
ACCE
t
150
88
MAD
and 70% V
DD
Unit
Max
2.0
MHz
ns
ns
ns
25
ns
25
ns
ns
ns
ns
88
ns
133
ns
ns
ns
ns
ns
ns
ns
ns
ns
190
ns
ns
, unless
DD
169